The TPS51623 device is a driverless, fully SVID compliant, VR12.1 step-down controller. Advanced control features such as D-CAP+ architecture with overlapping pulse support undershoot reduction (USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. The TPS51623 device also supports single-phase operation in CCM or DCM for light-load efficiency. The TPS51623 device integrates the full complement of VR12.1 I/O features including VR_READY (PGOOD), ALERT and VR_HOT. The SVID interface address allows programming from 0 to 7. When the device is operating in PS4 mode, the quiescent power consumption of the controller is typically 0.25 mW. Adjustable control of VOUT slew rate and voltage positioning round out the VR12.1 features.
Paired with the TPS51604 FET gate driver, the solution delivers exceptionally high speed and low switching loss. The TPS51623 device works with selected TI power stage products for optimum efficiency as well as DrMOS products. The TPS51623 device operates with a default boot voltage of 1 V. Applications can override the default boot voltage by including an external resistor divider in the design.
The TPS51623 device package is a space saving, thermally enhanced 32-pin VQFN package that operates from –40°C to 105°C.
For a detailed datasheet and other design support tools please contact IMVP@list.ti.com.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | TPS51623 Short datasheet | 13 Apr 2022 | |
| Technical article | How to create a power supply for Intel’s Braswell processor | PDF | HTML | 10 Aug 2015 |
For additional terms or required resources, click any title below to view the detail page where available.
| Package | Pins | Download |
|---|---|---|
| VQFN (RSM) | 32 | View options |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.