Home Power management DC/DC switching regulators Step-down (buck) regulators Buck controllers (external switch)

TPS59640

ACTIVE

Dual channel SVID, D-CAP+; step down industrial grade controller for IMVP-7 Vcore with 0V VBoot

Product details

Vin (min) (V) 3 Vin (max) (V) 28 Vout (min) (V) 0.25 Vout (max) (V) 1.52 Iout (max) (A) 90 Iq (typ) (mA) 4.9 Switching frequency (min) (kHz) 250 Switching frequency (max) (kHz) 600 Features SVID Operating temperature range (°C) -40 to 105 Regulated outputs (#) 2 Number of phases 3+1 Rating Catalog Control mode D-CAP+ Type Controller
Vin (min) (V) 3 Vin (max) (V) 28 Vout (min) (V) 0.25 Vout (max) (V) 1.52 Iout (max) (A) 90 Iq (typ) (mA) 4.9 Switching frequency (min) (kHz) 250 Switching frequency (max) (kHz) 600 Features SVID Operating temperature range (°C) -40 to 105 Regulated outputs (#) 2 Number of phases 3+1 Rating Catalog Control mode D-CAP+ Type Controller
VQFN (RSL) 48 36 mm² 6 x 6
  • Intel IMVP-7 Serial VID (SVID) Compliant
  • Supports CPU and GPU Outputs
  • CPU Channel 1, 2, or 3 Phase
  • Single-Phase GPU Channel
  • Full IMVP-7 Mobile Feature Set Including Digital Current Monitor
  • 8-Bit DAC with 0.250-V to 1.52-V Output Range
  • Optimized Efficiency at Light and Heavy Loads
  • VCORE Overshoot Reduction (OSR)
  • VCORE Undershoot Reduction (USR)
  • Accurate, Adjustable Voltage Positioning
  • 8 Independent Frequency Selections per Channel (CPU/GPU)
  • Patent Pending AutoBalance™ Phase Balancing
  • Selectable 8-Level Current Limit
  • 3-V to 28-V Conversion Voltage Range
  • Two Integrated Fast FET Drivers w/Integrated Boost FET
  • Internal Driver Bypass Mode for Use with DrMOS Devices
  • Small 6 × 6 , 48-Pin, QFN, PowerPAD Package
  • Intel IMVP-7 Serial VID (SVID) Compliant
  • Supports CPU and GPU Outputs
  • CPU Channel 1, 2, or 3 Phase
  • Single-Phase GPU Channel
  • Full IMVP-7 Mobile Feature Set Including Digital Current Monitor
  • 8-Bit DAC with 0.250-V to 1.52-V Output Range
  • Optimized Efficiency at Light and Heavy Loads
  • VCORE Overshoot Reduction (OSR)
  • VCORE Undershoot Reduction (USR)
  • Accurate, Adjustable Voltage Positioning
  • 8 Independent Frequency Selections per Channel (CPU/GPU)
  • Patent Pending AutoBalance™ Phase Balancing
  • Selectable 8-Level Current Limit
  • 3-V to 28-V Conversion Voltage Range
  • Two Integrated Fast FET Drivers w/Integrated Boost FET
  • Internal Driver Bypass Mode for Use with DrMOS Devices
  • Small 6 × 6 , 48-Pin, QFN, PowerPAD Package

The TPS51640A, TPS59640 and TPS59641 are dual-channel, fully SVID compliant IMVP-7 step-down controllers with two integrated gate drivers. Advanced control features such as D-CAP+ architecture with overlapping pulse support (undershoot reduction, USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. All of these controllers also support single-phase operation for light loads. The full compliment of IMVP-7 I/O is integrated into the controllers including dual PGOOD signals, ALERT and VR_HOT. Adjustable control of VCORE slew rate and voltage positioning round out the IMVP-7 features. In addition, the controllers' CPU channel includes two high-current FET gate drivers to drive high-side and low-side N-channel FETs with exceptionally high speed and low switching loss. The TPS51601 or TPS51601A driver is used for the third phase of the CPU and the GPU channel.

The BOOT voltage (VBOOT) on the TPS51640A and TPS59640 is 0 V. The TPS59641 is specifically designed for a VBOOT level of 1.1 V.

These controllers are packaged in a space saving, thermally enhanced 48-pin QFN. The TPS51640A is rated to operate from –10°C to 105°C. The TPS59640 and TPS59641 are rated to operate from –40°C to 105°C.

The TPS51640A, TPS59640 and TPS59641 are dual-channel, fully SVID compliant IMVP-7 step-down controllers with two integrated gate drivers. Advanced control features such as D-CAP+ architecture with overlapping pulse support (undershoot reduction, USR) and overshoot reduction (OSR) provide fast transient response, lowest output capacitance and high efficiency. All of these controllers also support single-phase operation for light loads. The full compliment of IMVP-7 I/O is integrated into the controllers including dual PGOOD signals, ALERT and VR_HOT. Adjustable control of VCORE slew rate and voltage positioning round out the IMVP-7 features. In addition, the controllers' CPU channel includes two high-current FET gate drivers to drive high-side and low-side N-channel FETs with exceptionally high speed and low switching loss. The TPS51601 or TPS51601A driver is used for the third phase of the CPU and the GPU channel.

The BOOT voltage (VBOOT) on the TPS51640A and TPS59640 is 0 V. The TPS59641 is specifically designed for a VBOOT level of 1.1 V.

These controllers are packaged in a space saving, thermally enhanced 48-pin QFN. The TPS51640A is rated to operate from –10°C to 105°C. The TPS59640 and TPS59641 are rated to operate from –40°C to 105°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet Dual-Channel (3-Phase CPU/1-Phase GPU) SVID, D-CAP+™ Step-Down IMVP-7 VCORE datasheet (Rev. A) 01 May 2013
Selection guide Power Management Guide 2018 (Rev. R) 25 Jun 2018
EVM User's guide TPS59640EVM-751 Evaluation Module User's Guide 16 Jan 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

TIDA-00020 — Intel IMVP7 2nd Generation Core Mobile (Core i7) Power Management Reference Design

The Intel® Core i7 power management design is a reference design for the Intel® IMVP-7 Serial VID (SVID) power system. This design features an IMVP-7 3-phase CPU supply, a single-phase GPU Vcore supply, a 1.05-VCC IO supply, and a DDR3L/DDR4 memory rail. To greatly improve power (...)
Test report: PDF
Schematic: PDF
Package Pins Download
VQFN (RSL) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos