TPS657120

ACTIVE

RF frontend Power Management IC (PMIC)

Product details

Regulated outputs (#) 5 Configurability Factory programmable, Software configurable Vin (min) (V) 2 Vin (max) (V) 5.5 Vout (min) (V) 0.8 Vout (max) (V) 3.6 Iout (max) (A) 2.5 Features Power good, Power sequencing Step-up DC/DC converter 0 Step-down DC/DC converter 3 Step-down DC/DC controller 0 Step-up DC/DC controller 0 LDO 2 Iq (typ) (mA) 0.06 Rating Catalog Switching frequency (max) (kHz) 2600 Operating temperature range (°C) -40 to 85 Processor supplier NVIDIA Processor name Tegra Shutdown current (ISD) (typ) (µA) 55 Switching frequency (typ) (kHz) 2400
Regulated outputs (#) 5 Configurability Factory programmable, Software configurable Vin (min) (V) 2 Vin (max) (V) 5.5 Vout (min) (V) 0.8 Vout (max) (V) 3.6 Iout (max) (A) 2.5 Features Power good, Power sequencing Step-up DC/DC converter 0 Step-down DC/DC converter 3 Step-down DC/DC controller 0 Step-up DC/DC controller 0 LDO 2 Iq (typ) (mA) 0.06 Rating Catalog Switching frequency (max) (kHz) 2600 Operating temperature range (°C) -40 to 85 Processor supplier NVIDIA Processor name Tegra Shutdown current (ISD) (typ) (µA) 55 Switching frequency (typ) (kHz) 2400
DSBGA (YFF) 30 5.71999999999999912 mm² 2.2 x 2.5999999999999996
  • 3 Step-Down Converters:
    • VIN Range From 2.8 V to 5.5 V
    • Power Save Mode at Light Load Current
    • Output Voltage Accuracy in PWM Mode ±2%
    • Typical 16-µA Quiescent Current per DCDC1
      and DCDC2 Converter
    • Typical 26-µA Quiescent Current for DCDC3
      Converter
    • Dynamic Voltage Scaling
    • 100% Duty Cycle for Lowest Dropout
  • 2 LDOs:
    • 2 × 10-mA Output Current
    • Low Noise RF-LDOs
    • Output Voltage Range 1.2 V to 3.4 V
    • 32-µA Quiescent Current
    • Pre-Regulation Support by Separate Power
      Inputs
    • ECO mode
    • VIN Range of LDOs:
      • LDO1: 2.0 V to 5.5 V
      • LDO2: 2.8 V to 5.5 V
  • 2 GPIOs
  • Thermal Shutdown
  • Bypass Switch
    • Used with DCDC3 Powering an RF-PA
  • Interface
    • 26 MHz-MIPI RFFE Interface
  • Undervoltage Lockout
  • Flexible Power-Up and Power-Down Sequencing
  • 2.5-mm × 2.3-mm DSBGA Package with 0.4-mm
    Pitch
  • 3 Step-Down Converters:
    • VIN Range From 2.8 V to 5.5 V
    • Power Save Mode at Light Load Current
    • Output Voltage Accuracy in PWM Mode ±2%
    • Typical 16-µA Quiescent Current per DCDC1
      and DCDC2 Converter
    • Typical 26-µA Quiescent Current for DCDC3
      Converter
    • Dynamic Voltage Scaling
    • 100% Duty Cycle for Lowest Dropout
  • 2 LDOs:
    • 2 × 10-mA Output Current
    • Low Noise RF-LDOs
    • Output Voltage Range 1.2 V to 3.4 V
    • 32-µA Quiescent Current
    • Pre-Regulation Support by Separate Power
      Inputs
    • ECO mode
    • VIN Range of LDOs:
      • LDO1: 2.0 V to 5.5 V
      • LDO2: 2.8 V to 5.5 V
  • 2 GPIOs
  • Thermal Shutdown
  • Bypass Switch
    • Used with DCDC3 Powering an RF-PA
  • Interface
    • 26 MHz-MIPI RFFE Interface
  • Undervoltage Lockout
  • Flexible Power-Up and Power-Down Sequencing
  • 2.5-mm × 2.3-mm DSBGA Package with 0.4-mm
    Pitch

The TPS657120 provides three configurable step-down converters with up to 2-A output current.This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK_REQ1 and CLK_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball × 5-ball DSBGA package (2.5 mm × 2.3 mm) with a 0.4-mm pitch.

The TPS657120 provides three configurable step-down converters with up to 2-A output current.This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK_REQ1 and CLK_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball × 5-ball DSBGA package (2.5 mm × 2.3 mm) with a 0.4-mm pitch.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet TPS657120 PMU for Baseband and RF-PA Power datasheet (Rev. A) PDF | HTML 31 Dec 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins Download
DSBGA (YFF) 30 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos