Home Power management Gate drivers Isolated gate drivers

UCC20520

ACTIVE

5.7-kVrms, 4-A/6-A dual-channel isolated gate driver with single input, 8-V UVLO & LGA package

Product details

Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5700 Working isolation voltage (VIOWM) (Vrms) 2121 Transient isolation voltage (VIOTM) (VPK) 8000 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 9.2 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 8
Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5700 Working isolation voltage (VIOWM) (Vrms) 2121 Transient isolation voltage (VIOTM) (VPK) 8000 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 9.2 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 18 Propagation delay time (µs) 0.019 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 6 Fall time (ns) 7 Undervoltage lockout (typ) (V) 8
SOIC (DW) 16 106.09 mm² 10.3 x 10.3
  • Single input, dual output
  • Operating temperature range: –40 to 125°C
  • Switching parameters:
    • 19-ns typical propagation delay
    • 10-ns minimum pulse width
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 100-V/ns
  • Surge immunity up to 12.8-kV
  • Isolation barrier life >40 Years
  • 4-A peak source, 6-A peak sink output
  • TTL and CMOS compatible inputs
  • 3-V to 18-V input VCCI range to interface with both digital and analog controllers
  • Up to 25-V VDD output drive supply
  • Programmable dead time
  • Rejects input pulses and noise transients shorter than 5-ns
  • Fast disable for power sequencing
  • Industry standard wide body SOIC-16 (DW) package
  • Safety-related and regulatory approvals:
    • 8000-VPK isolation per DIN V VDE V 0884-11:2017-01
    • 5700-VRMS isolation for 1 minute per UL 1577
    • CSA certification per IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
    • CQC certification per GB4943.1-2011
  • Single input, dual output
  • Operating temperature range: –40 to 125°C
  • Switching parameters:
    • 19-ns typical propagation delay
    • 10-ns minimum pulse width
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 100-V/ns
  • Surge immunity up to 12.8-kV
  • Isolation barrier life >40 Years
  • 4-A peak source, 6-A peak sink output
  • TTL and CMOS compatible inputs
  • 3-V to 18-V input VCCI range to interface with both digital and analog controllers
  • Up to 25-V VDD output drive supply
  • Programmable dead time
  • Rejects input pulses and noise transients shorter than 5-ns
  • Fast disable for power sequencing
  • Industry standard wide body SOIC-16 (DW) package
  • Safety-related and regulatory approvals:
    • 8000-VPK isolation per DIN V VDE V 0884-11:2017-01
    • 5700-VRMS isolation for 1 minute per UL 1577
    • CSA certification per IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
    • CQC certification per GB4943.1-2011

The UCC20520 is an isolated single input, dual-channel gate driver with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 5.7-kVRMS reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500-VDC.

This driver can be used for half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

The device accepts VDD supply voltages up to 25-V. A wide input VCCI range from 3-V to 18-V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC20520 enables high efficiency, high power density, and robustness in a wide variety of power applications.

The UCC20520 is an isolated single input, dual-channel gate driver with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 5.7-kVRMS reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500-VDC.

This driver can be used for half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

The device accepts VDD supply voltages up to 25-V. A wide input VCCI range from 3-V to 18-V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC20520 enables high efficiency, high power density, and robustness in a wide variety of power applications.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet UCC20520 4-A, 6-A, 5.7-kVRMS Isolated Dual-Channel Gate Driver with Single Input datasheet (Rev. A) PDF | HTML 11 Jan 2022
Certificate VDE Certificate for Reinforced Isolation for DIN EN IEC 60747-17 (Rev. S) 29 Feb 2024
Certificate UCC215xx CQC Certificate of Product Certification 17 Aug 2023
Certificate UCC21520 CQC Certificate of Product Certification (Rev. A) 16 Aug 2023
Certificate UL Certification E181974 Vol 4. Sec 7 (Rev. C) 02 Dec 2022
Application brief The Use and Benefits of Ferrite Beads in Gate Drive Circuits PDF | HTML 16 Dec 2021
EVM User's guide Using the UCC21520EVM-286, UCC21521CEVM-286, and UCC21530EVM286 User's Guide (Rev. C) PDF | HTML 21 Oct 2021
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
Certificate CSA Product Certificate (Rev. A) 15 Aug 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC21520EVM-286 — UCC21520 4A/6A isolated dual-channel gate driver evaluation module

UCC21520EVM-286 is designed for evaluating UCC21520DW, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability. This EVM could be served as a reference design for driving power MOSFETS, IGBTS, and SiC MOSFETS with UCC21520 pin function identification, (...)

User guide: PDF | HTML
Not available on TI.com
Simulation model

UCC20520 PSpice Transient Model

SLUM564.ZIP (127 KB) - PSpice Model
Simulation model

UCC20520 Unencrypted PSpice Transient Model

SLUM563.ZIP (3 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
SOIC (DW) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos