The ADC08DJ3200 device is an RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input frequencies from DC to above 10 GHz. In dual-channel mode, the ADC08DJ3200 can sample up to 3200 MSPS and up to 6400 MSPS in single-channel mode. Programmable tradeoffs in channel count (dual-channel mode) and Nyquist bandwidth (single-channel mode) allow development of flexible hardware that meets the needs of both high channel count or wide instantaneous signal bandwidth applications. Full-power input bandwidth (–3 dB) of 8.0 GHz, with usable frequencies exceeding the –3-dB point in both dual- and single-channel modes, allows direct RF sampling of L-band, S-band, C-band, and X-band for frequency agile systems.
The ADC08DJ3200 uses a high-speed JESD204B output interface with up to 16 serialized lanes and subclass-1 compliance for deterministic latency and multi-device synchronization. The serial output lanes support up to 12.8 Gbps and can be configured to trade-off bit rate and number of lanes. At 5 GSPS, only four total lanes are required running at 12.5 Gbps or 16 lanes can be used to reduce the lane rate to 3.125 Gbps. Innovative synchronization features, including noiseless aperture delay (TAD) adjustment and SYSREF windowing, simplify system design for phased array radar and MIMO communications.
All trademarks are the property of their respective owners.
|Sample Rate (Max) (MSPS)|
|# Input Channels|
|Power Consumption (Typ) (mW)|
|Input Range (Vp-p)|
|Operating Temperature Range (C)|
|Analog Input BW (MHz)|
|Package Size: mm2:W x L (PKG)|
|DNL (Typ) (+/-LSB)|
|INL (Typ) (+/-LSB)|
| 3200 |
| 2700 |
| 3200 |
| 2 |
| 2 |
| 2 |
| 67 |
|-40 to 85||-40 to 85||-40 to 85|
|See datasheet (FCBGA)||See datasheet (FCBGA)||See datasheet (FCBGA)|
|Folding Interpolating||Folding Interpolating||Folding Interpolating|
|0.15|| 0.7 |
|Order Now||Order Now||Order Now|