ADS61JB46
- Output Interface:
- Single-Lane and Dual-Lane Interfaces
- Maximum Data Rate: 3.125 Gbps
- Meets JEDEC JESD204A Specification
- CML Outputs with Current Programmable from 2 mA to 32 mA
- Power Dissipation:
- 583 mW at 160 MSPS in Dual-Lane Mode
- Power Scales Down with Clock Rate
- Input Interface: Buffered Analog Inputs
- SNR at 185-MHz IF: –72.7 dBFS
- Analog Input Dynamic Range: 2 VPP
- Reference Support:
External and Internal (Trimmed) - Supply:
- Analog and Digital: 1.8 V
- Input Buffer: 3.3 V
- Programmable Digital Gain: 0 dB to 6 dB
- Output: Straight Offset Binary or
Twos Complement - Package: 6-mm × 6-mm QFN-40
The ADS61JB46 is a high-performance, low-power, single-channel, analog-to-digital converter with an integrated JESD204A output interface. Available in a 6-mm × 6-mm QFN package, with both single-lane and dual-lane output modes, the device offers an unprecedented level of compactness. The output interface is compatible to the JESD204A standard, with an additional mode (as per the IEEE standard 802.3-2002 part 3, clause 36.2.4.12) to interface seamlessly to the TI TLK family of SERDES transceivers. Equally impressive is the inclusion of an on-chip analog input buffer, providing isolation between the sample-and-hold switches and higher and more consistent input impedance.
The device is specified over the industrial temperature range (–40°C to +85°C).
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | 14-Bit, Input-Buffered, 160-MSPS, Analog-to-Digital Converter with JESD204A Outp datasheet (Rev. B) | 04 Oct 2013 | |
EVM User's guide | ADS61JBxx EVM User's Guide (Rev. A) | 30 Sep 2013 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
TI-JESD204-IP — JESD204 Rapid Design IP for FPGAs connected to TI high-speed data converters
ANALOG-ENGINEER-CALC — PC software analog engineer's calculator
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Supported products & hardware
Products
Precision op amps (Vos<1mV)
General-purpose op amps
Audio op amps
Transimpedance amplifiers
High-speed op amps (GBW ≥ 50 MHz)
Power op amps
Video amplifiers
Line drivers
Transconductance amplifiers & laser drivers
Fully differential amplifiers
Precision ADCs
Biosensing AFEs
High-speed ADCs (≥10 MSPS)
Receivers
Touchscreen controllers
Difference amplifiers
Instrumentation amplifiers
Audio line receivers
Analog current-sense amplifiers
Digital power monitors
Analog current-sense amplifiers with integrated shunt resistor
Digital power monitors with integrated shunt resistor
Die & wafer services
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | Download |
---|---|---|
VQFN (RHA) | 40 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.