Low Jitter, 1:2 LVCMOS Fan-out Clock Buffer - CDCLVC1102


Low Jitter, 1:2 LVCMOS Fan-out Clock Buffer


Models (1)

Title Category Type Size (KB) Date Views
CDCLVC1102/03/04/06/08/10/12 IBIS Model (Rev. B) IBIS Model ZIP 263 KB 27 Oct 2010 167 views

Design kits & evaluation modules (2)

Name Part# Type
CDCLVC1104 Evaluation Module CDCLVC1104EVM Evaluation Modules & Boards
Full HD DLP4710 Chipset Evaluation Module DLPDLCR4710EVM-G2 Evaluation Modules & Boards

Reference designs

TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at ti.com/tidesigns

TI Designs

EMI/EMC Compliant 10/100 Mbps Ethernet Brick with Fiber or Twisted Pair Interface Reference Design

This ethernet brick reference design provides a simplified solution that eliminates the need to have multiple boards for copper or fiber interface. It uses a small form factor, low power 10/100 Mbps ethernet transceiver to reduce board size for a cost optimized and scalable solution with reduced (...)

View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.

Development tools (1)

Name Part# Type
SPICE-Based Analog Simulation Program TINA-TI Circuit Design & Simulation

WEBENCH® Designer CDCLVC1102

Frequency Number of Outputs
Output Format