DS80EP100

ACTIVE

5 to 12.5-Gbps, power-saver equalizer for backplanes and cables

Product details

Function Equalizer Protocols CML, LVDS, LVPECL Number of transmitters 1 Number of receivers 1 Signaling rate (MBits) 12500 Input signal CML, LVDS, LVPECL Output signal CML, LVDS, LVPECL Rating Catalog Operating temperature range (°C) -40 to 85
Function Equalizer Protocols CML, LVDS, LVPECL Number of transmitters 1 Number of receivers 1 Signaling rate (MBits) 12500 Input signal CML, LVDS, LVPECL Output signal CML, LVDS, LVPECL Rating Catalog Operating temperature range (°C) -40 to 85
WSON (NGF) 6 5.5 mm² 2.5 x 2.2
  • 5 to 12.5 Gbps Operation
  • No Power or Ground Required
  • Equalization Effective Anywhere in Data Path
  • Equalizes CML, LV-PECL, LVDS Signals
  • Symmetric I/O Structures Provide Equal Boost for Bi-directional Operation
  • 7 dB Maximum Boost
  • Code Independent, 8b/10b or Scrambled
  • Supports Both Bi-level and Multi-level Signaling
  • Extends Reach Over Backplanes and Cables
  • Compatible with PCI-Express Gen1 and Gen2
  • Compatible with XAUI
  • Will Operate in Series with Existing Active Equalizer
  • Easy to Handle 6 Pin WSON

All trademarks are the property of their respective owners.

  • 5 to 12.5 Gbps Operation
  • No Power or Ground Required
  • Equalization Effective Anywhere in Data Path
  • Equalizes CML, LV-PECL, LVDS Signals
  • Symmetric I/O Structures Provide Equal Boost for Bi-directional Operation
  • 7 dB Maximum Boost
  • Code Independent, 8b/10b or Scrambled
  • Supports Both Bi-level and Multi-level Signaling
  • Extends Reach Over Backplanes and Cables
  • Compatible with PCI-Express Gen1 and Gen2
  • Compatible with XAUI
  • Will Operate in Series with Existing Active Equalizer
  • Easy to Handle 6 Pin WSON

All trademarks are the property of their respective owners.

TI’s Power-saver equalizer compensates for transmission medium losses and minimizes medium-induced deterministic jitter. Performance is guaranteed over the full range of 5 to 12.5 Gbps. The DS80EP100 requires no power to operate. The equalizer operates anywhere in the data path to minimize media-induced deterministic jitter in both FR4 traces and cable applications. Symmetric I/O structures support full duplex or half duplex applications. Linear compensation is provided independent of line coding or protocol. The device is ideal for both bi-level and multi-level signaling.

The equalizer is available in a 6 pin leadless WSON package with a space saving 2.2 mm X 2.5 mm footprint. This tiny package provides maximum flexibility in placement and routing of the Power-saver equalizer.

TI’s Power-saver equalizer compensates for transmission medium losses and minimizes medium-induced deterministic jitter. Performance is guaranteed over the full range of 5 to 12.5 Gbps. The DS80EP100 requires no power to operate. The equalizer operates anywhere in the data path to minimize media-induced deterministic jitter in both FR4 traces and cable applications. Symmetric I/O structures support full duplex or half duplex applications. Linear compensation is provided independent of line coding or protocol. The device is ideal for both bi-level and multi-level signaling.

The equalizer is available in a 6 pin leadless WSON package with a space saving 2.2 mm X 2.5 mm footprint. This tiny package provides maximum flexibility in placement and routing of the Power-saver equalizer.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet DS80EP100 5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables datasheet (Rev. C) 19 Feb 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DS80EP100-EVK — 10 Gbps Power-saver Equalizer Eval Board 12.5 Gbps Gbps Power-saver Equalizer Eval Board

TI's Power-saver equalizer compensates for transmission medium losses and minimizes medium-induced deterministic jitter. Performance is guaranteed over the full range of 5 to 12.5 Gbps.

User guide: PDF
Not available on TI.com
Simulation model

DS80EP100 S-Parameter Model

SNLM274.ZIP (25 KB) - S-Parameter Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
WSON (NGF) 6 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos