DS92LV1260

ACTIVE

6-channel, 10-bit B-LVDS channel link deserializer

Product details

Function Deserializer Protocols Channel-Link I Number of transmitters 10 Number of receivers 6 Supply voltage (V) 3.3 Signaling rate (MBits) 2400 Input signal BLVDS, LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Deserializer Protocols Channel-Link I Number of transmitters 10 Number of receivers 6 Supply voltage (V) 3.3 Signaling rate (MBits) 2400 Input signal BLVDS, LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (NZH) 196 225 mm² 15 x 15
  • Deserializes One to Six BusLVDS Input Serial Data Streams with Embedded Clocks
  • Seven Selectable Serial Inputs to Support n+1 Redundancy of Deserialized Streams
  • Seventh Channel has Single Pin Monitor Output That Reflects Input From Seventh Channel Input
  • Parallel Clock Rate up to 40MHz
  • On Chip Filtering for PLL
  • Absolute Maximum Worst Case Power Dissipation = 1.9W at 3.6V
  • High Impedance Inputs Upon Power Off (Vcc = 0V)
  • Single Power Supply at +3.3V
  • 196-pin NFBGA Package (Low-profile Ball Grid Array) Package
  • Industrial Temperature Range Operation: −40°C to +85°C

All trademarks are the property of their respective owners.

  • Deserializes One to Six BusLVDS Input Serial Data Streams with Embedded Clocks
  • Seven Selectable Serial Inputs to Support n+1 Redundancy of Deserialized Streams
  • Seventh Channel has Single Pin Monitor Output That Reflects Input From Seventh Channel Input
  • Parallel Clock Rate up to 40MHz
  • On Chip Filtering for PLL
  • Absolute Maximum Worst Case Power Dissipation = 1.9W at 3.6V
  • High Impedance Inputs Upon Power Off (Vcc = 0V)
  • Single Power Supply at +3.3V
  • 196-pin NFBGA Package (Low-profile Ball Grid Array) Package
  • Industrial Temperature Range Operation: −40°C to +85°C

All trademarks are the property of their respective owners.

The DS92LV1260 integrates six deserializer devices into a single chip. The chip uses a 0.25u CMOS process technology. The DS92LV1260 can simultaneously deserialize up to six data streams that have been serialized by the Texas Instruments DS92LV1021 or DS92LV1023 Bus LVDS serializers. The device also includes a seventh serial input channel that serves as a redundant input.

Each deserializer block in the DS92LV1260 operates independently with its own clock recovery circuitry and lock-detect signaling.

The DS92LV1260 uses a single +3.3V power supply with a typical power dissipation of 1.2W at 3.3V with a PRBS-15 pattern. Refer to the Connection Diagrams for packaging information.

The DS92LV1260 integrates six deserializer devices into a single chip. The chip uses a 0.25u CMOS process technology. The DS92LV1260 can simultaneously deserialize up to six data streams that have been serialized by the Texas Instruments DS92LV1021 or DS92LV1023 Bus LVDS serializers. The device also includes a seventh serial input channel that serves as a redundant input.

Each deserializer block in the DS92LV1260 operates independently with its own clock recovery circuitry and lock-detect signaling.

The DS92LV1260 uses a single +3.3V power supply with a typical power dissipation of 1.2W at 3.3V with a PRBS-15 pattern. Refer to the Connection Diagrams for packaging information.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet DS92LV1260 Six Channel 10 Bit BLVDS Deserializer datasheet (Rev. F) 16 Apr 2013
Application note How to Validate BLVDS SER/DES Signal Integrity Using an Eye Mask (Rev. A) 26 Apr 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
NFBGA (NZH) 196 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos