The DSLVDS1048 device is a quad CMOS flow-through differential line receiver designed for applications requiring ultra-low power dissipation and high data rates. The device is designed to support data rates in excess of 400 Mbps (200 MHz) using Low Voltage Differential Signaling (LVDS) technology.
The DSLVDS1048 accepts low voltage (350 mV typical) differential input signals and translates them to 3-V CMOS output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs. The receiver also supports open, shorted, and terminated (100-Ω) input fail-safe. The receiver output is HIGH for all fail-safe conditions. The DSLVDS1048 has a flow-through pinout for easy PCB layout.
The EN and EN* inputs are ANDed together and control the TRI-STATE outputs. The enables are common to all four receivers. The DSLVDS1048 and companion LVDS line driver (for example, DSLVDS1047) provide a new alternative to high-power PECL/ECL devices for high-speed point-to-point interface applications.
All trademarks are the property of their respective owners.
|No. of Tx|
|No. of Rx|
|Signaling Rate (Mbps)|
|ESD HBM (kV)|
|Operating Temperature Range (C)|
|Package Size: mm2:W x L (PKG)|
|-40 to 85||-40 to 85|
|TSSOP | 16||
SOIC | 16
TSSOP | 16
|16TSSOP: 22 mm2: 4.4 x 5 (TSSOP | 16)||
16SOIC: 59 mm2: 6 x 9.9 (SOIC | 16)
16TSSOP: 22 mm2: 4.4 x 5 (TSSOP | 16)
|Order now||Order now|