Product details

Operating temperature range (°C) -25 to 85 Rating Catalog
Operating temperature range (°C) -25 to 85 Rating Catalog
SSOP (DBQ) 20 51.9 mm² 8.65 x 6
  • 27-MHz Master Clock Input
  • Generated Audio System Clock:
    • SCKO0: 768 fS (fS = 44.1 kHz)
    • SCKO1: 384 fS, 768 fS (fS = 44.1 kHz)
    • SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
    • SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
  • Zero PPM Error Output Clocks
  • Low Clock Jitter: 50 ps (Typical)
  • Multiple Sampling Frequencies:
    • fS = 32, 44.1, 48, 64, 88.2, 96 kHz
  • 3.3-V Single Power Supply
  • PLL1705: Parallel Control
    PLL1706: Serial Control
  • Package: 20-Pin SSOP (150 mil), Lead-Free Product
  • APPLICATIONS
    • DVD Players
    • DVD Add-On Cards for Multimedia PCs
    • Digital HDTV Systems
    • Set-Top Boxes

The PLL1705 and PLL1706 use the same die and they are electrically identical except for mode control.

  • 27-MHz Master Clock Input
  • Generated Audio System Clock:
    • SCKO0: 768 fS (fS = 44.1 kHz)
    • SCKO1: 384 fS, 768 fS (fS = 44.1 kHz)
    • SCKO2: 256 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
    • SCKO3: 384 fS (fS = 32, 44.1, 48, 64, 88.2, 96 kHz)
  • Zero PPM Error Output Clocks
  • Low Clock Jitter: 50 ps (Typical)
  • Multiple Sampling Frequencies:
    • fS = 32, 44.1, 48, 64, 88.2, 96 kHz
  • 3.3-V Single Power Supply
  • PLL1705: Parallel Control
    PLL1706: Serial Control
  • Package: 20-Pin SSOP (150 mil), Lead-Free Product
  • APPLICATIONS
    • DVD Players
    • DVD Add-On Cards for Multimedia PCs
    • Digital HDTV Systems
    • Set-Top Boxes

The PLL1705 and PLL1706 use the same die and they are electrically identical except for mode control.

The PLL1705 are low cost, phase-locked loop (PLL) multiclock generators. The PLL1705 and PLL1706 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1705 can be controlled by sampling frequency-control pins and those of the PLL1706 can be controlled through serial-mode control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1705 and PLL1706 are ideal for MPEG-2 applications which use a 27-MHz master clock such as DVD players, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.

The PLL1705 are low cost, phase-locked loop (PLL) multiclock generators. The PLL1705 and PLL1706 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1705 can be controlled by sampling frequency-control pins and those of the PLL1706 can be controlled through serial-mode control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1705 and PLL1706 are ideal for MPEG-2 applications which use a 27-MHz master clock such as DVD players, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet 3.3-V Dual PLL MultiClock Generator datasheet (Rev. A) 11 Sep 2002

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
SSOP (DBQ) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos