SN65LVDS93B-Q1 10 MHz - 85 MHz Automotive 28-bit Flat Panel Display Link LVDS | TI.com

SN65LVDS93B-Q1 (ACTIVE)

10 MHz - 85 MHz Automotive 28-bit Flat Panel Display Link LVDS

 

Description

The SN65LVDS93B-Q1 transmitter contains four 7-bit parallel-load serial-out shift registers, a 7X clock synthesizer, and five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the DS90CR286A-Q1 and LCD panels with integrated LVDS receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times, and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS93B-Q1 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit the clock, and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level.

The SN65LVDS93B-Q1 is characterized for operation over ambient air temperatures of –40°C to 85°C.

Features

  • AEC-Q100 Qualified for Automotive Applications
    • Temperature Grade 3: –40°C to 85°C
    • HBM ESD Classification 3
    • CDM ESD Classification C6
  • LVDS Display Series Interfaces Directly to LCD Display Panels With Integrated LVDS
  • Package: 14-mm x 6.1-mm TSSOP
  • 1.8-V Up to 3.3-V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage Application and Graphic Processors
  • Transfer Rate up to 85 Mpps (Mega Pixel Per Second); Pixel Clock Frequency Range 10 MHz to 85 MHz; Max 2.38 Gbps data rate supported
  • Suited for Display Resolutions Ranging From HVGA up to HD With Low EMI
  • Operates From a Single 3.3-V Supply and 170 mW (Typical) at 75 MHz
  • 28 Data Channels Plus Clock in Low-Voltage TTL to 4 Data Channels Plus Clock Out Low-Voltage Differential
  • Consumes Less Than 1 mW When Disabled
  • Selectable Rising or Falling Clock Edge Triggered Inputs
  • Support Spread Spectrum Clocking (SSC)
  • Supports RGB 888 to LVDS I Conversion

All trademarks are the property of their respective owners.

View more

Parametrics Compare all products in SerDes/Channel-Link

 
Protocols
Function
Parallel Bus Width (bits)
Compression Ratio
ESD (kV)
Input Compatibility
Output Compatibility
Supply Voltage(s) (V)
Data Throughput (Mbps)
Rating
Operating Temperature Range (C)
Package Group
Package Size: mm2:W x L (PKG)
Pin/Package
SN65LVDS93B-Q1 SN65LVDS93A-Q1 SN65LVDS95-Q1
Channel-Link I     Channel-Link I     Channel-Link I    
Serializer     Serializer     Serializer    
28     28     21    
28 to 4     28 to 4     21 to 3    
5     5     6    
LVTTL     LVTTL     LVTTL    
LVDS     LVDS     LVDS    
3.3     3.3     3.3    
2380     3780     1360    
Automotive     Automotive     Automotive    
-40 to 85     -40 to 85     -40 to 85    
TSSOP | 56     TSSOP | 56     TSSOP | 48    
56TSSOP: 113 mm2: 8.1 x 14 (TSSOP | 56)     56TSSOP: 113 mm2: 8.1 x 14 (TSSOP | 56)     48TSSOP: 101 mm2: 8.1 x 12.5 (TSSOP | 48)    
56TSSOP     56TSSOP     48TSSOP