Product details

Technology family LV1T Number of channels 1 Vout (min) (V) 1.65 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) 8 Supply current (max) (µA) 10 Features Over-voltage tolerant inputs, Single supply, Voltage translation Input type TTL-Compatible CMOS Output type Balanced CMOS, Push-Pull Operating temperature range (°C) -40 to 125
Technology family LV1T Number of channels 1 Vout (min) (V) 1.65 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) 8 Supply current (max) (µA) 10 Features Over-voltage tolerant inputs, Single supply, Voltage translation Input type TTL-Compatible CMOS Output type Balanced CMOS, Push-Pull Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1
  • Single-supply voltage translator at 5.0-V, 3.3-V, 2.5-V, and 1.8-V V CC
  • Operating range of 1.8 V to 5.5 V
  • Up translation:
    • 1.2 V (1) to 1.8 V at 1.8-V V CC
    • 1.5 V (1) to 2.5 V at 2.5-V V CC
    • 1.8 V (1) to 3.3 V at 3.3-V V CC
    • 3.3 V to 5.0 V at 5.0-V V CC
  • Down translation:
    • 3.3 V to 1.8 V at 1.8-V V CC
    • 3.3 V to 2.5 V at 2.5-V V CC
    • 5.0 V to 3.3 V at 3.3-V V CC
  • Logic output is referenced to V CC
  • Output drive:
    • 8 mA output drive at 5 V
    • 7 mA output drive at 3.3 V
    • 3 mA output drive at 1.8 V
  • Characterized up to 50 MHz at 3.3-V V CC
  • 5V Tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65 mm (height 1.1 mm)
  • Latch-up performance exceeds 250 mA per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the V IH/V IL and output drive for lower V CC condition.

  • Single-supply voltage translator at 5.0-V, 3.3-V, 2.5-V, and 1.8-V V CC
  • Operating range of 1.8 V to 5.5 V
  • Up translation:
    • 1.2 V (1) to 1.8 V at 1.8-V V CC
    • 1.5 V (1) to 2.5 V at 2.5-V V CC
    • 1.8 V (1) to 3.3 V at 3.3-V V CC
    • 3.3 V to 5.0 V at 5.0-V V CC
  • Down translation:
    • 3.3 V to 1.8 V at 1.8-V V CC
    • 3.3 V to 2.5 V at 2.5-V V CC
    • 5.0 V to 3.3 V at 3.3-V V CC
  • Logic output is referenced to V CC
  • Output drive:
    • 8 mA output drive at 5 V
    • 7 mA output drive at 3.3 V
    • 3 mA output drive at 1.8 V
  • Characterized up to 50 MHz at 3.3-V V CC
  • 5V Tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65 mm (height 1.1 mm)
  • Latch-up performance exceeds 250 mA per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the V IH/V IL and output drive for lower V CC condition.

The SN74LV1T02 is a single 2-input NOR gate with reduced input thresholds to support voltage translation applications.

The SN74LV1T02 is a single 2-input NOR gate with reduced input thresholds to support voltage translation applications.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
SN74AUP1T57 ACTIVE Single-Supply Voltage Translator Smaller voltage range (0.8V to 3.6V), lower average drive strength (4mA)

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet SN74LV1T02Single Power Supply 2-Input Positive NOR GateCMOS Logic Level Shifter datasheet (Rev. C) PDF | HTML 30 Oct 2023
Application note LV1T Family of single supply translators (Rev. B) PDF | HTML 16 Dec 2022
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 30 Apr 2015
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Simulation model

SN74LV1T02 Behavioral SPICE Model

SCLM185.ZIP (7 KB) - PSpice Model
Simulation model

SN74LV1T02 IBIS Model (Rev. A)

SCLM106A.ZIP (44 KB) - IBIS Model
Package Pins Download
SOT-23 (DBV) 5 View options
SOT-SC70 (DCK) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos