Product details

Technology family LV1T Applications GPIO, I2S, UART Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 0 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) -8 Supply current (max) (µA) 5.5 Features 4.2, 4.64 Input type TTL-Compatible CMOS Output type 3-State, Balanced CMOS Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV1T Applications GPIO, I2S, UART Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 0 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) -8 Supply current (max) (µA) 5.5 Features 4.2, 4.64 Input type TTL-Compatible CMOS Output type 3-State, Balanced CMOS Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1
  • Single-supply voltage translator at 5-V, 3.3-V, 2.5-V, and 1.8-V V CC
  • Operating range of 1.8 V to 5.5 V
  • Up translation:
    • 1.2 V (1) to 1.8 V at 1.8-V V CC
    • 1.5 V (1) to 2.5 V at 2.5-V V CC
    • 1.8 V (1) to 3.3 V at 3.3-V V CC
    • 3.3 V to 5.0 V at 5.0-V V CC
  • Down translation:
    • 3.3 V to 1.8 V at 1.8-V V CC
    • 3.3 V to 2.5 V at 2.5-V V CC
    • 5.0 V to 3.3 V at 3.3-V V CC
  • Logic output is referenced to V CC
  • Output drive:
    • 8.0 mA output drive at 5 V
    • 7.0 mA output drive at 3.3 V
    • 3.0 mA output drive at 1.8 V
  • Characterized up to 50 MHz at 3.3-V V CC
  • 5.0 V Tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Latch-Up Performance Exceeds 250 mAPer JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the V IH/V IL and output drive for lower V CC condition.

  • Single-supply voltage translator at 5-V, 3.3-V, 2.5-V, and 1.8-V V CC
  • Operating range of 1.8 V to 5.5 V
  • Up translation:
    • 1.2 V (1) to 1.8 V at 1.8-V V CC
    • 1.5 V (1) to 2.5 V at 2.5-V V CC
    • 1.8 V (1) to 3.3 V at 3.3-V V CC
    • 3.3 V to 5.0 V at 5.0-V V CC
  • Down translation:
    • 3.3 V to 1.8 V at 1.8-V V CC
    • 3.3 V to 2.5 V at 2.5-V V CC
    • 5.0 V to 3.3 V at 3.3-V V CC
  • Logic output is referenced to V CC
  • Output drive:
    • 8.0 mA output drive at 5 V
    • 7.0 mA output drive at 3.3 V
    • 3.0 mA output drive at 1.8 V
  • Characterized up to 50 MHz at 3.3-V V CC
  • 5.0 V Tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Latch-Up Performance Exceeds 250 mAPer JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the V IH/V IL and output drive for lower V CC condition.

The SN74LV1T125 is a single buffer gate with reduced input thresholds to support voltage translation applications.

The SN74LV1T125 is a single buffer gate with reduced input thresholds to support voltage translation applications.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device
NEW SN74LV1T125-Q1 ACTIVE Single power supply, single buffer gate w/ 3-state output with active low enable Automotive qualified with active-low enable

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet SN74LV1T125 Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic Level Shifter datasheet (Rev. C) PDF | HTML 30 Oct 2023
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 30 Apr 2015
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Simulation model

SN74LV1T125 Behavioral SPICE Model

SCLM183.ZIP (7 KB) - PSpice Model
Simulation model

SN74LV1T125 IBIS Model

SCLM109.ZIP (49 KB) - IBIS Model
Reference designs

PMP23338 — 3.6kW, 180W/in³ single-phase totem-pole bridgeless PFC reference design with e-meter functio

This reference design is a Gallium nitride (GaN) based, 3.6kW, single-phase continuous conduction mode (CCM) totem-pole bridgeless power factor correction (PFC) converter, targeting M-CRPS power supply. This design includes e-meter functionality with 0.5% accuracy, eliminating the need for external (...)
Test report: PDF
Reference designs

TIDA-01333 — 8-ch Isolated High Voltage Analog Input Module with ISOW7841 Reference Design

The TIDA-01333 isolated high voltage analog input module reference design has eight channels supporting both, voltage and current measurement. In addition, 4 channels support common-mode voltages up to ±160V. Isolation of +5V line and the Serial Peripheral Interface  (SPI) (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
SOT-23 (DBV) 5 View options
SOT-SC70 (DCK) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos