Product details

Technology family LV-A Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 8 IOL (max) (mA) 16 Supply current (max) (µA) 20 IOH (max) (mA) -16 Input type Standard CMOS Output type 3-State Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV-A Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 8 IOL (max) (mA) 16 Supply current (max) (µA) 20 IOH (max) (mA) -16 Input type Standard CMOS Output type 3-State Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
SOIC (DW) 20 131.84 mm² 12.8 x 10.3 SOP (NS) 20 98.28 mm² 12.6 x 7.8 SSOP (DB) 20 56.16 mm² 7.2 x 7.8 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4 VQFN (RGY) 20 15.75 mm² 4.5 x 3.5 VQFN (RKS) 20 11.25 mm² 4.5 x 2.5 VSSOP (DGS) 20 24.99 mm² 5.1 x 4.9
  • Operation of 2-V to 5.5-V V CC
  • Max t pd of 6 ns at 5 V
  • Typical V OLP (output ground bounce) < 0.8 V at V CC = 3.3 V, T A = 25°C
  • Typical V OHV (output V OH undershoot) > 2.3 V at V CC = 3.3 V, T A = 25°C
  • Support mixed-mode voltage operation on all ports
  • I off supports partial-power-down mode operation
  • Latch-up performance exceeds 250 mA per JESD 17
  • Operation of 2-V to 5.5-V V CC
  • Max t pd of 6 ns at 5 V
  • Typical V OLP (output ground bounce) < 0.8 V at V CC = 3.3 V, T A = 25°C
  • Typical V OHV (output V OH undershoot) > 2.3 V at V CC = 3.3 V, T A = 25°C
  • Support mixed-mode voltage operation on all ports
  • I off supports partial-power-down mode operation
  • Latch-up performance exceeds 250 mA per JESD 17

The SN74LV541A device is an octal buffer/driver designed for 2-V to 5.5-V V CC operation.

The SN74LV541A device is an octal buffer/driver designed for 2-V to 5.5-V V CC operation.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet SN74LV541A Octal Buffers/Drivers With 3-State Outputs datasheet (Rev. N) PDF | HTML 02 Aug 2023
Test report TI Power Reference Design for Xilinx(R) Virtex(R)-7 (VC709) (Rev. A) 16 Dec 2014
User guide TI Power Reference Design for Xilinx® Zynq 7000 (ZC702) (Rev. A) 16 Dec 2014
Test report PMP7977 Test Results (Rev. A) 11 Jun 2014
Test report TI Power Reference Design for Xilinx® Artix®-7 (AC701) 12 May 2014
User guide PMP7977 User's Guide 11 Sep 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Not available on TI.com
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Not available on TI.com
Simulation model

HSPICE MODEL OF SN74LV541A

SCEJ189.ZIP (100 KB) - HSpice Model
Simulation model

SN74LV541A Behavioral SPICE Model

SCEM649.ZIP (7 KB) - PSpice Model
Simulation model

SN74LV541A IBIS Model

SCEM144.ZIP (18 KB) - IBIS Model
Bill of materials (BOM)

PMP7977 BOM (Rev. A)

TIDR156A.PDF (595 KB)
PCB layout

PMP7977 PCB

TIDU151.PDF (6781 KB)
Schematic

PMP7977 Schematic (Rev. A)

TIDR155A.PDF (598 KB)
Reference designs

PMP7977 — Xilinx Artix 7 FPGA with PMBus Power Management Reference Design

The Artix 7 power management reference design board uses power modules, linear regulators, and a PMBus compliant system controller to supply all required core and auxiliary voltages needed by the FPGA, including DDR memory termination. A Digital Power graphical user interface is used to monitor the (...)
Test report: PDF
Schematic: PDF
Package Pins Download
SOIC (DW) 20 View options
SOP (NS) 20 View options
SSOP (DB) 20 View options
TSSOP (PW) 20 View options
VQFN (RGY) 20 View options
VQFN (RKS) 20 View options
VSSOP (DGS) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos