Quadruple Low-Power Drivers/Receivers

Product details

Drivers per package 4 Receivers per package 4 Logic voltage (min) (V) 5 Data rate (max) (Mbps) 0.095 Main supply voltage (nom) (V) 5 ESD HBM (kV) 0 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 10.7
Drivers per package 4 Receivers per package 4 Logic voltage (min) (V) 5 Data rate (max) (Mbps) 0.095 Main supply voltage (nom) (V) 5 ESD HBM (kV) 0 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 10.7
PDIP (N) 20 228.702 mm² 24.33 x 9.4 SOIC (DW) 20 131.84 mm² 12.8 x 10.3
  • Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
  • Very Low Power Consumption . . .5 mW Typ
  • Wide Driver Supply Voltage . . .±4.5 V to ±15 V
  • Driver Output Slew Rate Limited to 30 V/µs Max
  • Receiver Input Hysteresis . . . 1000 mV Typ
  • Push-Pull Receiver Outputs
  • On-Chip Receiver 1-µs Noise Filter

  • Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
  • Very Low Power Consumption . . .5 mW Typ
  • Wide Driver Supply Voltage . . .±4.5 V to ±15 V
  • Driver Output Slew Rate Limited to 30 V/µs Max
  • Receiver Input Hysteresis . . . 1000 mV Typ
  • Push-Pull Receiver Outputs
  • On-Chip Receiver 1-µs Noise Filter

The SN65C1164 and SN75C1154 are low-power BiMOS devices containing four independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices are designed to conform to TIA/EIA-232-F. The drivers and receivers of the SN65C1154 and SN75C1154 are similar to those of the SN75C188 quadruple driver and SN75C189A quadruple receiver, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/µs and the receivers have filters that reject input noise pulses of shorter than 1 µs. Both these features eliminate the need for external components.

The SN65C1154 and SN75C1154 have been designed using low-power techniques in a BiMOS technology. In most applications, the receivers contained in these devices interface to single inputs of peripheral devices such as ACEs, UARTs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN65C1154 and SN75C1154 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN65C1164 and SN75C1154 are low-power BiMOS devices containing four independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices are designed to conform to TIA/EIA-232-F. The drivers and receivers of the SN65C1154 and SN75C1154 are similar to those of the SN75C188 quadruple driver and SN75C189A quadruple receiver, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/µs and the receivers have filters that reject input noise pulses of shorter than 1 µs. Both these features eliminate the need for external components.

The SN65C1154 and SN75C1154 have been designed using low-power techniques in a BiMOS technology. In most applications, the receivers contained in these devices interface to single inputs of peripheral devices such as ACEs, UARTs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN65C1154 and SN75C1154 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SN65C1154, SN75C1154 datasheet (Rev. D) 01 Apr 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
PDIP (N) 20 View options
SOIC (DW) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos