Home Interface I2C & I3C ICs I2C general-purpose I/Os (GPIOs)

TCA6424A

ACTIVE

24-bit translating 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, reset & config registers

Product details

Number of I/Os 24 Features Adjustable I/O level, Configuration registers, Interrupt pin, Reset pin Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Addresses 2 Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85
Number of I/Os 24 Features Adjustable I/O level, Configuration registers, Interrupt pin, Reset pin Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Addresses 2 Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85
UQFN (RGJ) 32 25 mm² 5 x 5
  • Operating power-supply voltage range of 1.65 V to 5.5 V
  • Allows bidirectional voltage-level translation and GPIO expansion between:
    • 1.8-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 2.5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 3.3-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  • I2C to Parallel port expander
  • Low standby current consumption of 1 µA
  • Schmitt-Trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
    • Vhys = 0.18 V Typ at 1.8 V
    • Vhys = 0.25 V Typ at 2.5 V
    • Vhys = 0.33 V Typ at 3.3 V
    • Vhys = 0.5 V Typ at 5 V
  • 5-V Tolerant I/O ports
  • Active-low reset input ( RESET)
  • Open-drain active-low interrupt output ( INT)
  • 400-kHz Fast I2C Bus
  • Input/output configuration register
  • Polarity inversion register
  • Internal power-on reset
  • Power up with all channels configured as inputs
  • No glitch on power up
  • Noise filter on SCL/SDA inputs
  • Latched outputs with high-current drive maximum capability for directly driving LEDs
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000-V Human-body model (A114-A)
    • 200-V Machine model (A115-A)
    • 1000-V Charged-device model (C101)
  • Operating power-supply voltage range of 1.65 V to 5.5 V
  • Allows bidirectional voltage-level translation and GPIO expansion between:
    • 1.8-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 2.5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 3.3-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  • I2C to Parallel port expander
  • Low standby current consumption of 1 µA
  • Schmitt-Trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
    • Vhys = 0.18 V Typ at 1.8 V
    • Vhys = 0.25 V Typ at 2.5 V
    • Vhys = 0.33 V Typ at 3.3 V
    • Vhys = 0.5 V Typ at 5 V
  • 5-V Tolerant I/O ports
  • Active-low reset input ( RESET)
  • Open-drain active-low interrupt output ( INT)
  • 400-kHz Fast I2C Bus
  • Input/output configuration register
  • Polarity inversion register
  • Internal power-on reset
  • Power up with all channels configured as inputs
  • No glitch on power up
  • Noise filter on SCL/SDA inputs
  • Latched outputs with high-current drive maximum capability for directly driving LEDs
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000-V Human-body model (A114-A)
    • 200-V Machine model (A115-A)
    • 1000-V Charged-device model (C101)

The bidirectional voltage level translation in the TCA6424A is provided through VCCI. VCCI should be connected to the VCC of the external SCL/SDA lines. This indicates the VCC level of the I2C bus to the TCA6424A. The voltage level on the P-port of the TCA6424A is determined by the VCCP.

The TCA6424A consists of three 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.

The system controller can reset the TCA6424A in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I2C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6424A open-drain interrupt ( INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I2C bus. Thus, the TCA6424A can remain a simple target device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I2C address and allow up to two devices to share the same I2C bus or SMBus.

The bidirectional voltage level translation in the TCA6424A is provided through VCCI. VCCI should be connected to the VCC of the external SCL/SDA lines. This indicates the VCC level of the I2C bus to the TCA6424A. The voltage level on the P-port of the TCA6424A is determined by the VCCP.

The TCA6424A consists of three 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.

The system controller can reset the TCA6424A in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I2C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6424A open-drain interrupt ( INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I2C bus. Thus, the TCA6424A can remain a simple target device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I2C address and allow up to two devices to share the same I2C bus or SMBus.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet TCA6424A Low-Voltage 24-Bit I2C and SMBus I/O Expander With Interrupt Output, Reset, and Configuration Registers datasheet (Rev. D) PDF | HTML 30 Jan 2023
Application note I2C Dynamic Addressing 25 Apr 2019
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 Sep 2016
Selection guide I2C Infographic Flyer 03 Dec 2015
Application note Understanding the I2C Bus PDF | HTML 30 Jun 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 Feb 2015
EVM User's guide I/O Expander EVM User's Guide (Rev. A) 25 Jul 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

BOOSTXL-IOLINKM-8 — Eight port IO-Link master BoosterPack™

This BoosterPack™ was designed to operate with the LP-AM243 TI LaunchPad™ kit with Sitara™ AM243x MCU. Together this design implements an eight port IO-Link Master with fast and deterministic timing and independent cycle and bit rate configuration. This design can be used to build (...)

User guide: PDF
Not available on TI.com
Evaluation board

IO-EXPANDER-EVM — IO-EXPANDER-EVM: I2C and SMBus IO Expander Evaluation Module

The IO expander evaluation module (EVM) lets you evaluate TI's portfolio of SMBus and I2C IO expander line devices. The TCA6424A and TCA9539 come installed on the board. The 24-pin TSSOP footprint also supports TCA6408A, TCA6416A, TCA9534, TCA9534ATCA9535, TCA9538, TCA9554, TCA9554A and TCA9555.

User guide: PDF
Not available on TI.com
Firmware

SLVC564 I/O Expander Software and Firmware Package

Supported products & hardware

Supported products & hardware

Products
I2C general-purpose I/Os (GPIOs)
TCA6408A 8-bit translating 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, reset & config registers TCA6408A-Q1 Automotive 8-bit translating I2C/SMBus I/O expander with interrupt, reset & config registers TCA6416A 16-bit translating 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, reset & config registers TCA6424A 24-bit translating 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, reset & config registers TCA9534 8-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt & config registers TCA9534A 8-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, & config registers TCA9535 16-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt & config registers TCA9538 8-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, reset & config registers TCA9539 16-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, reset & config registers TCA9554 8-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, weak pull-up & config registers TCA9554A 8-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, weak pull-up & config registers TCA9555 16-bit 1.65- to 5.5-V I2C/SMBus I/O expander with interrupt, weak pull-up & config registers
Hardware development
Evaluation board
IO-EXPANDER-EVM IO-EXPANDER-EVM: I2C and SMBus IO Expander Evaluation Module
Simulation model

TCA6424A IBIS Model

SCPM027.ZIP (145 KB) - IBIS Model
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Reference designs

TIDA-00426 — 12-Gbps Multi-Channel BERT Board Reference Design

This reference design is a 12-Gbps low-cost bit error tester (BERT) capable of generating and checking up to 8 channels of pseudo-random binary sequences (PRBS). This validated design is a convenient way to generate multi-channels high speed serial bit streams of up to 12-Gbps, and checking (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDA-00609 — Self-Booting Audio System

The purpose of this reference design is to provide hardware and software tools that can be used as reference for audio systems. The new revision of the PurePath™ Console Motherboard (Rev F) adds stand-alone self-booting capabilities to allow making compelling demos with any evaluation module (...)
Test report: PDF
Schematic: PDF
Reference designs

TIDA-00352 — SDI Video Aggregation Reference Design

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
Schematic: PDF
Package Pins Download
UQFN (RGJ) 32 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos