Home Interface I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA9509

ACTIVE

2-bit level-translating 400-kHz I2C/SMBus buffer/repeater with internal 1-mA current source

Product details

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= (VCCB-1) Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= (VCCB-1) Rating Catalog Operating temperature range (°C) -40 to 85
VSSOP (DGK) 8 14.7 mm² 3 x 4.9 X2QFN (RVH) 8 2.56 mm² 1.6 x 1.6
  • Two-channel bidirectional buffer
  • I2C bus and SMBus compatible
  • Operating supply voltage range of 2.7 V to 5.5 V on B side
  • Operating voltage range of 0.9 V to 5.5 V on A side
  • Voltage-level translation from 0.9 V to 5.5 V and 2.7 V to 5.5 V
  • Active-high repeater-enable input
  • Requires no external pullup resistors on lower-voltage port-A
  • Open-drain I2C I/O
  • 5.5-V Tolerant I2C and enable input support mixed-mode signal operation
  • Lockup-free operation
  • Accommodates standard mode and fast mode I2C devices and multiple controllers
  • Supports arbitration and clock stretching across Repeater
  • Powered-off high-impedance I2C bus pins
  • Supports 400-kHz fast I2C bus operating speeds
  • Available in
    • 1.6-mm × 1.6-mm, 0.4-mm height, 0.5-mm pitch QFN package
    • 3-mm × 3-mm Industry standard MSOP package
  • Latch-up performance exceeds 100 mA Per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000-V Human-body model (A114-A)
    • 1000-V Charged-device model (C101)
  • Two-channel bidirectional buffer
  • I2C bus and SMBus compatible
  • Operating supply voltage range of 2.7 V to 5.5 V on B side
  • Operating voltage range of 0.9 V to 5.5 V on A side
  • Voltage-level translation from 0.9 V to 5.5 V and 2.7 V to 5.5 V
  • Active-high repeater-enable input
  • Requires no external pullup resistors on lower-voltage port-A
  • Open-drain I2C I/O
  • 5.5-V Tolerant I2C and enable input support mixed-mode signal operation
  • Lockup-free operation
  • Accommodates standard mode and fast mode I2C devices and multiple controllers
  • Supports arbitration and clock stretching across Repeater
  • Powered-off high-impedance I2C bus pins
  • Supports 400-kHz fast I2C bus operating speeds
  • Available in
    • 1.6-mm × 1.6-mm, 0.4-mm height, 0.5-mm pitch QFN package
    • 3-mm × 3-mm Industry standard MSOP package
  • Latch-up performance exceeds 100 mA Per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000-V Human-body model (A114-A)
    • 1000-V Charged-device model (C101)

This TCA9509 integrated circuit is an I2C bus/SMBus Repeater for use in I2C/SMBus systems. It can also provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9509 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing 400-pF bus capacitance on the B-side. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9509 has two types of drivers – A-side drivers and B-side drivers. All inputs and B-side I/Os are overvoltage tolerant to 5.5 V. The A-side I/Os are overvoltage tolerant to 5.5 V when the device is unpowered (VCCB and/or VCCA = 0 V).

This TCA9509 integrated circuit is an I2C bus/SMBus Repeater for use in I2C/SMBus systems. It can also provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9509 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing 400-pF bus capacitance on the B-side. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9509 has two types of drivers – A-side drivers and B-side drivers. All inputs and B-side I/Os are overvoltage tolerant to 5.5 V. The A-side I/Os are overvoltage tolerant to 5.5 V when the device is unpowered (VCCB and/or VCCA = 0 V).

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
TCA9803 ACTIVE 2-bit level-translating 400-kHz I2C/SMBus buffer/repeater with internal 3-mA current source This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet TCA9509 Level-Translating I2C and SMBUS Bus Repeater datasheet (Rev. D) PDF | HTML 15 Apr 2021
Application note Resolving Improper Implementation of the Static Voltage Offset on I2C Buffers PDF | HTML 09 Oct 2023
Application note Why, When, and How to use I2C Buffers 23 May 2018
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 Sep 2016
Application note Understanding the I2C Bus PDF | HTML 30 Jun 2015
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 15 May 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 Feb 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

TCA9509 IBIS Model

SLPM022.ZIP (75 KB) - IBIS Model
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
VSSOP (DGK) 8 View options
X2QFN (RVH) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos