TL16C550C

ACTIVE

Single UART with 16-Byte FIFOs and Auto Flow Control

Product details

Number of channels 1 FIFO (Byte) 16 Rx FIFO trigger levels (#) 4 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (MBps) 0.931 Baud rate at Vcc = 5 V & with 16x sampling (max) (MBps) 1 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) -40 to 85
Number of channels 1 FIFO (Byte) 16 Rx FIFO trigger levels (#) 4 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (MBps) 0.931 Baud rate at Vcc = 5 V & with 16x sampling (max) (MBps) 1 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) -40 to 85
LQFP (PT) 48 81 mm² 9 x 9 PLCC (FN) 44 307.3009 mm² 17.53 x 17.53 TQFP (PFB) 48 81 mm² 9 x 9
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
TL16C550D ACTIVE Asynchronous Communications Element With Autoflow Control This device has enhanced features: higher max data rate, 1.5Mbps & extended supply range, 2.5V to 5.0V.

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet TL16C550C Asynchronous Communications Element with Autoflow Control datasheet (Rev. I) PDF | HTML 26 Mar 2021
Product overview UART Quick Reference Card (Rev. D) 09 Apr 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

TL16C550C IBIS Model FN PKG

SLLC216.ZIP (3 KB) - IBIS Model
Simulation model

TL16C550C IBIS Model PT PKG

SLLC217.ZIP (3 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
LQFP (PT) 48 View options
PLCC (FN) 44 View options
TQFP (PFB) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos