Product details

Function Zero-delay Operating temperature range (°C) to Rating Catalog
Function Zero-delay Operating temperature range (°C) to Rating Catalog
TSSOP (PW) 14 32 mm² 5 x 6.4
  • Voltage-Controlled Oscillator (VCO) Section:
    • Complete Oscillator Using Only One
      External Bias Resistor (RBIAS)
    • Lock Frequency:
      22 MHz to 50 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1 Output)
      11 MHz to 25 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1/2 Output)
    • Output Frequency...×1 and ×1/2
      Selectable
  • Phase-Frequency Detector (PFD) Section Includes a High-Speed Edge-Triggered Detector With Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 terminal)
  • CMOS Technology
  • Typical Applications:
    • Frequency Synthesis
    • Modulation/Demodulation
    • Fractional Frequency Division
  • Application Report Available
  • CMOS Input Logic Level

TLC2932 Phase-Locked-Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector (SLAA011).

  • Voltage-Controlled Oscillator (VCO) Section:
    • Complete Oscillator Using Only One
      External Bias Resistor (RBIAS)
    • Lock Frequency:
      22 MHz to 50 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1 Output)
      11 MHz to 25 MHz (VDD = 5 V ±5%,
      TA = -20°C to 75°C, ×1/2 Output)
    • Output Frequency...×1 and ×1/2
      Selectable
  • Phase-Frequency Detector (PFD) Section Includes a High-Speed Edge-Triggered Detector With Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 terminal)
  • CMOS Technology
  • Typical Applications:
    • Frequency Synthesis
    • Modulation/Demodulation
    • Fractional Frequency Division
  • Application Report Available
  • CMOS Input Logic Level

TLC2932 Phase-Locked-Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector (SLAA011).

The TLC2932I is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as a power-down mode. The TLC2932I is suitable for use as a high-performance PLL due to the high speed and stable oscillation capability of the device.

The TLC2932I is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as a power-down mode. The TLC2932I is suitable for use as a high-performance PLL due to the high speed and stable oscillation capability of the device.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet High-Performance Phase-Locked Loop datasheet (Rev. E) 12 May 1997
User guide TLC2932 Evaluation Module Technical Reference (Rev. A) 02 Oct 1997
Application note TLC2932 PLL Building Block w/ Analog Voltage-Controlled Oscillator (Rev. B) 18 Sep 1997

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
TSSOP (PW) 14 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos