The TPS53679 is a fully VR13 SVID compliant step-down controller with dual channels, built-in non-volatile memory (NVM), and PMBus™ interface, and is fully compatible with TI NexFET ™power stage. Advanced control features such as D-CAP+™ architecture with undershoot reduction (USR) provide fast transient response, low output capacitance, and good current sharing. The device also provides novel phase interleaving strategy and dynamic phase shedding for efficiency improvement at different loads. Adjustable control of VCORE slew rate and voltage positioning round out the Intel® VR13™ features. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the systems. All programmable parameters can be configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.
The TPS53679 device if offered in a thermally enhanced -pin QFN packaged and is rated to operate from –40°C to 125°C.
All trademarks are the property of their respective owners.
| Vin (Min) (V) |
| Vin (Max) (V) |
| Vout (Min) (V) |
| Vout (Max) (V) |
| Iout (Max) (A) |
| Platform |
| Number of Phases |
| Regulated Outputs (#) |
| Switching Frequency (Min) (kHz) |
| Switching Frequency (Max) (kHz) |
| Special Features |
| Iq (Typ) (mA) |
| Operating Temperature Range (C) |
| Package Group |
| Rating |
| TPS53679 | TPS53622 | TPS53625 | TPS53626 | TPS53659 |
|---|---|---|---|---|
| 4.5 | 4.5 | 4.5 | 4.5 | 4.5 |
| 17 | 17 | 24 | 28 | 17 |
| 0.25 | 0.25 | 0.5 | 0.25 | 0.25 |
| 2.8125 | 2.8125 | 1.52 | 1.52 | 2.8125 |
| 240 | 80 | 60 | 70 | 160 |
| VR13 | VR12.5 VR13 | VR12.5 | VR13 | VR13 |
| 6+1, 5+2, 7 | 2 | 2 | 2 | 4+1, 3+2, 5 |
| 2 | 2 | 1 | 1 | 2 |
| 300 | 300 | 300 | 300 | 300 |
| 1000 | 1000 | 1000 | 1000 | 1000 |
| Adjustable Current Limit Dynamic Voltage Scaling Enable I2C Light Load Efficiency Multiple Outputs PMBus Phase Interleaving Power Good Pre-Bias Start-Up Remote Sense SVID Synchronous Rectification UVLO Adjustable Voltage Margining | Adjustable Current Limit Dynamic Voltage Scaling Enable I2C Light Load Efficiency Multiple Outputs Output Discharge PMBus Phase Interleaving Power Good Pre-Bias Start-Up Remote Sense SVID Synchronous Rectification UVLO Adjustable Voltage Margining | Adjustable Current Limit Dynamic Voltage Scaling Enable Light Load Efficiency Phase Interleaving Power Good Pre-Bias Start-Up Remote Sense SVID Synchronous Rectification | Adjustable Current Limit Dynamic Voltage Scaling Enable Light Load Efficiency Output Discharge Phase Interleaving Power Good Pre-Bias Start-Up Remote Sense SVID Synchronous Rectification | Adjustable Current Limit Dynamic Voltage Scaling Enable I2C Light Load Efficiency Multiple Outputs PMBus Phase Interleaving Power Good Pre-Bias Start-Up Remote Sense SVID Synchronous Rectification UVLO Adjustable Voltage Margining |
| 13 | 13 | 10 | 3.5 | 13 |
| -40 to 125 | -40 to 125 | -40 to 105 | -40 to 105 | -40 to 125 |
| WQFN | WQFN | VQFN | VQFN | WQFN |
| Catalog | Catalog | Catalog | Catalog | Catalog |
| Order Now | Order Now | Order Now | Order Now | Order Now |
