TPS771

ACTIVE

150-mA, 10-V, low-dropout voltage regulator with enable & RESET with delay

A newer version of this product is available

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
TPS7A24 ACTIVE 200-mA, 18-V, ultra-low-IQ, low-dropout (LDO) voltage regulator with enable Alternative product offering ultra-low IQ and improved accuracy in a SOT-23-5 package
TPS7A25 ACTIVE 300-mA, 18-V, ultra-low-IQ, high-accuracy, adjustable low-dropout voltage regulator with power good Alternative product offering Power Good output, ultra-low-IQ and improved accuracy in a 2x2 WSON package

Product details

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.15 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.5 Fixed output options (V) 1.5, 1.8, 2.7, 2.8, 3.3, 5 Noise (µVrms) 55 Iq (typ) (mA) 0.09 Thermal resistance θJA (°C/W) 243 Rating Catalog Load capacitance (min) (µF) 1 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 2 PSRR at 100 KHz (dB) 26 Dropout voltage (Vdo) (typ) (mV) 75 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.15 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.5 Fixed output options (V) 1.5, 1.8, 2.7, 2.8, 3.3, 5 Noise (µVrms) 55 Iq (typ) (mA) 0.09 Thermal resistance θJA (°C/W) 243 Rating Catalog Load capacitance (min) (µF) 1 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 2 PSRR at 100 KHz (dB) 26 Dropout voltage (Vdo) (typ) (mV) 75 Operating temperature range (°C) -40 to 125
VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Open Drain Power-On Reset With 220-ms Delay (TPS771xx)
  • Open Drain Power-Good (PG) Status Output (TPS772xx)
  • 150-mA Low-Dropout Voltage Regulator
  • Available in 1.5-V, 1.8-V, 2.7-V, 2.8-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
  • Dropout Voltage Typically 115 mV
    at 150 mA (TPS77133, TPS77233)
  • Ultralow 92-uA Quiescent Current (Typ)
  • 8-Pin MSOP (DGK) Package
  • Low Noise (55 uVrms) Without External Filter (Bypass) Capacitor (TPS77118, TPS77218)
  • 2% Tolerance Over Specified Conditions
    for Fixed-Output Versions
  • Fast Transient Response
  • Thermal Shutdown Protection
  • Open Drain Power-On Reset With 220-ms Delay (TPS771xx)
  • Open Drain Power-Good (PG) Status Output (TPS772xx)
  • 150-mA Low-Dropout Voltage Regulator
  • Available in 1.5-V, 1.8-V, 2.7-V, 2.8-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
  • Dropout Voltage Typically 115 mV
    at 150 mA (TPS77133, TPS77233)
  • Ultralow 92-uA Quiescent Current (Typ)
  • 8-Pin MSOP (DGK) Package
  • Low Noise (55 uVrms) Without External Filter (Bypass) Capacitor (TPS77118, TPS77218)
  • 2% Tolerance Over Specified Conditions
    for Fixed-Output Versions
  • Fast Transient Response
  • Thermal Shutdown Protection

The TPS771xx and TPS772xx are low-dropout regulators with integrated power-on reset and power good (PG) function respectively. These devices are capable of supplying 150 mA of output current with a dropout of 115 mV (TPS77133, TPS77233). Quiescent current is 92 uA at full load dropping down to 1 uA when device is disabled. These devices are optimized to be stable with a wide range of output capacitors including low ESR ceramic (10uF) or low capacitance (1uF) tantalum capacitors. These devices have extremely low noise output performance (55 uVrms) without using any added filter capacitors. TPS771xx and TPS772xx are designed to have fast transient response for larger load current changes.

The TPS771xx or TPS772xx is offered in 1.5 V, 1.8-V, 2.7-V, 2.8-V, 3.3-V, and 5.0 V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is 2% over line, load, and temperature ranges. The TPS771xx and TPS772xx families are available in 8-pin MSOP (DGK) packages.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 115 mV at an output current of 150 mA for 3.3 volt option) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 92 uA over the full range of output current, 0 mA to 150 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The device is enabled when the EN\ pin is connected to a low-level input voltage. This LDO family also features a sleep mode; applying a TTL high signal to EN\ (enable) shuts down the regulator, reducing the quiescent current to less than 1 uA at TJ = 25°C.

The TPS771xx features an integrated power-on reset, commonly used as a supply voltage supervisor (SVS) or reset output voltage. The RESET\ output of the TPS771xx initiates a reset in DSP, microcomputer or microprocessor systems at power up and in the event of an undervoltage condition. An internal comparator in the TPS771xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT reaches 95% of its regulated voltage, RESET\ will go to a high-impedance state after a 220 ms delay. RESET\ will go to low-impedance state when OUT is pulled below 95% (i.e. over load condition) of its regulated voltage.

For the TPS772xx, the power good terminal (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator. An internal comparator in the TPS772xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT falls below 82% of its regulated voltage, PG will go to a low-impedance state. PG will go to a high-impedance state when OUT is above 82% of its regulated voltage.

The TPS771xx and TPS772xx are low-dropout regulators with integrated power-on reset and power good (PG) function respectively. These devices are capable of supplying 150 mA of output current with a dropout of 115 mV (TPS77133, TPS77233). Quiescent current is 92 uA at full load dropping down to 1 uA when device is disabled. These devices are optimized to be stable with a wide range of output capacitors including low ESR ceramic (10uF) or low capacitance (1uF) tantalum capacitors. These devices have extremely low noise output performance (55 uVrms) without using any added filter capacitors. TPS771xx and TPS772xx are designed to have fast transient response for larger load current changes.

The TPS771xx or TPS772xx is offered in 1.5 V, 1.8-V, 2.7-V, 2.8-V, 3.3-V, and 5.0 V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is 2% over line, load, and temperature ranges. The TPS771xx and TPS772xx families are available in 8-pin MSOP (DGK) packages.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 115 mV at an output current of 150 mA for 3.3 volt option) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 92 uA over the full range of output current, 0 mA to 150 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The device is enabled when the EN\ pin is connected to a low-level input voltage. This LDO family also features a sleep mode; applying a TTL high signal to EN\ (enable) shuts down the regulator, reducing the quiescent current to less than 1 uA at TJ = 25°C.

The TPS771xx features an integrated power-on reset, commonly used as a supply voltage supervisor (SVS) or reset output voltage. The RESET\ output of the TPS771xx initiates a reset in DSP, microcomputer or microprocessor systems at power up and in the event of an undervoltage condition. An internal comparator in the TPS771xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT reaches 95% of its regulated voltage, RESET\ will go to a high-impedance state after a 220 ms delay. RESET\ will go to low-impedance state when OUT is pulled below 95% (i.e. over load condition) of its regulated voltage.

For the TPS772xx, the power good terminal (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator. An internal comparator in the TPS772xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT falls below 82% of its regulated voltage, PG will go to a low-impedance state. PG will go to a high-impedance state when OUT is above 82% of its regulated voltage.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet /RESET Output With Power Good Output 150-mA LDO Regulators datasheet (Rev. D) 22 Mar 2002

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins Download
VSSOP (DGK) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos