Product details

Technology family TXS Applications I2C, MDIO Bits (#) 2 Data rate (max) (Mbps) 24 High input voltage (min) (V) 1.45 High input voltage (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 IOH (max) (mA) 0 IOL (max) (mA) 0 Supply current (max) (µA) 10 Features Edge rate accelerator, Output enable, Partial power down (Ioff), Vcc isolation Input type Transmission Gate Output type 3-State, Transmission Gate Rating Catalog Operating temperature range (°C) -40 to 85
Technology family TXS Applications I2C, MDIO Bits (#) 2 Data rate (max) (Mbps) 24 High input voltage (min) (V) 1.45 High input voltage (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 IOH (max) (mA) 0 IOL (max) (mA) 0 Supply current (max) (µA) 10 Features Edge rate accelerator, Output enable, Partial power down (Ioff), Vcc isolation Input type Transmission Gate Output type 3-State, Transmission Gate Rating Catalog Operating temperature range (°C) -40 to 85
DSBGA (YZP) 8 2.8125 mm² 2.25 x 1.25 SSOP (DCT) 8 11.8 mm² 2.95 x 4 VSSOP (DCU) 8 6.2 mm² 2 x 3.1 X2SON (DQE) 8 1.4 mm² 1.4 x 1 X2SON (DQM) 8 2.16 mm² 1.8 x 1.2
  • No direction-control signal needed
  • Maximum data rates:
    • 24 Mbps (push pull)
    • 2 Mbps (open drain)
  • Available in the Texas Instruments NanoStar™ integrated circuit package
  • 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port (V CCA ≤ V CCB)
  • V CC isolation feature: if either V CC input is at GND, both ports are in the High-Impedance state
  • No power-supply sequencing required: either V CCA or V CCB can be ramped first
  • I off supports partial-power-down mode operation
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD protection exceeds JESD 22:
    • A port:
      • 2500-V Human-Body Model (A114-B)
      • 250-V Machine Model (A115-A)
      • 1500-V Charged-Device Model (C101)
    • B port:
      • 8-kV Human-Body Model (A114-B)
      • 250-V Machine Model (A115-A)
      • 1500-V Charged-Device Model (C101)
  • No direction-control signal needed
  • Maximum data rates:
    • 24 Mbps (push pull)
    • 2 Mbps (open drain)
  • Available in the Texas Instruments NanoStar™ integrated circuit package
  • 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port (V CCA ≤ V CCB)
  • V CC isolation feature: if either V CC input is at GND, both ports are in the High-Impedance state
  • No power-supply sequencing required: either V CCA or V CCB can be ramped first
  • I off supports partial-power-down mode operation
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD protection exceeds JESD 22:
    • A port:
      • 2500-V Human-Body Model (A114-B)
      • 250-V Machine Model (A115-A)
      • 1500-V Charged-Device Model (C101)
    • B port:
      • 8-kV Human-Body Model (A114-B)
      • 250-V Machine Model (A115-A)
      • 1500-V Charged-Device Model (C101)

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.65 V to 3.6 V while it tracks the V CCA supply, and the B ports supporting operating voltages from 2.3 V to 5.5 V while it tracks the V CCB supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.65 V to 3.6 V while it tracks the V CCA supply, and the B ports supporting operating voltages from 2.3 V to 5.5 V while it tracks the V CCB supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
TXS0104E ACTIVE Four-bit bidirectional voltage-level shifter for open-drain and push-pull applications Same function for 4-channel voltage translator

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 18
Type Title Date
* Data sheet TXS0102 2-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications datasheet (Rev. J) PDF | HTML 25 Jul 2023
Application brief Integrated vs. Discrete Open Drain Level Translation PDF | HTML 09 Jan 2024
Application note Leveraging Edge Rate Accelerators with Auto-Sensing Level Shifters PDF | HTML 29 Sep 2023
Application brief Future-Proofing Your Level Shifter Design with TI's Dual Footprint Packages PDF | HTML 05 Sep 2023
Application note Do’s and Don’ts for TXB and TXS Voltage Level-Shifters with Edge Rate Accelerato PDF | HTML 28 Jun 2023
Product overview Enabling System on Module Industrial PC Connectivity With Level Translation PDF | HTML 03 Apr 2023
Application brief Enabling Next Generation Processors, FPGA, and ASSP with Voltage Level Translat PDF | HTML 17 Jan 2023
Application brief Enabling Smart Solar Inverter Designs with Level Translation PDF | HTML 31 Oct 2022
Product overview Translate Voltages for I2C for PCA9306 LSF0102 TXS0102 PDF | HTML 14 Sep 2022
Product overview Translate Voltages for I2C PDF | HTML 02 Jun 2022
Application brief Translate Voltages for MDIO PDF | HTML 16 Jul 2021
EVM User's guide TXS-EVM User's Guide (Rev. B) PDF | HTML 08 Jun 2021
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Technical article How smart thermostats get their degrees PDF | HTML 09 Mar 2020
Application note Effects of pullup and pulldown resistors on TXS and TXB devices (Rev. A) 28 Mar 2018
Application note Factors Affecting VOL for TXS and LSF Auto-bidirectional Translation Devices 19 Nov 2017
Application note Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators 30 Oct 2017
Application note A Guide to Voltage Translation With TXS-Type Translators 29 Jun 2010

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Evaluation board

TXS-EVM — Translator family evaluation module for single-, dual-, quad- and octal-channel devices

The TXS-EVM is designed to support single, dual, quad and octal channel TXS devices. The TXS devices belong to the auto bidirectional voltage level translation family with an operating voltage between 1.2V and 5.5 V designed to support various generic voltage level translation applications across (...)

User guide: PDF | HTML
Not available on TI.com

Many TI reference designs include the TXS0102

Use our reference design selection tool to review and identify designs that best match your application and parameters.

Package Pins Download
DSBGA (YZP) 8 View options
SSOP (DCT) 8 View options
VSSOP (DCU) 8 View options
X2SON (DQE) 8 View options
X2SON (DQM) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos