Product details

Resolution (Bits) 12 Number of channels 1 Sample rate (Msps) 36 Gain (min) (dB) -9 Gain (max) (dB) 35 Pd (typ) (mW) 85 Supply voltage (max) (V) 3.3 Operating temperature range (°C) -25 to 85 Output data format CMOS Parallel Rating Catalog
Resolution (Bits) 12 Number of channels 1 Sample rate (Msps) 36 Gain (min) (dB) -9 Gain (max) (dB) 35 Pd (typ) (mW) 85 Supply voltage (max) (V) 3.3 Operating temperature range (°C) -25 to 85 Output data format CMOS Parallel Rating Catalog
VQFN (RHH) 36 36 mm² 6 x 6 VQFNP (RHN) 36 36 mm² 6 x 6
  • CCD Signal Processing:
    • 36-MHz Correlated Double Sampling (CDS)
  • 12-Bit Analog-to-Digital Conversion:
    • 36-MHz Conversion Rate
    • No Missing Codes Ensured
  • 78-dB Input-referred SNR (at CDS Gain 0 dB)
  • Programmable Black Level Clamping
  • Programmable Gain Amp (PGA):
    –9 dB to +35 dB, –3 dB to +9 dB
    by Analog Front Gain (CDS)
    –6 dB to +26 dB by Digital Gain
  • Portable Operation:
    • Low Voltage: 2.7 V to 3.6 V
    • Low Power: 85 mW at 3.0 V and 36 MHz,
      1 mW in Standby Mode
  • QFN-36 Package

All trademarks are the property of their respective owners.

  • CCD Signal Processing:
    • 36-MHz Correlated Double Sampling (CDS)
  • 12-Bit Analog-to-Digital Conversion:
    • 36-MHz Conversion Rate
    • No Missing Codes Ensured
  • 78-dB Input-referred SNR (at CDS Gain 0 dB)
  • Programmable Black Level Clamping
  • Programmable Gain Amp (PGA):
    –9 dB to +35 dB, –3 dB to +9 dB
    by Analog Front Gain (CDS)
    –6 dB to +26 dB by Digital Gain
  • Portable Operation:
    • Low Voltage: 2.7 V to 3.6 V
    • Low Power: 85 mW at 3.0 V and 36 MHz,
      1 mW in Standby Mode
  • QFN-36 Package

All trademarks are the property of their respective owners.

The VSP2582 is a complete mixed-signal processing IC for digital cameras that provides correlated double sampling (CDS) and analog-to-digital conversion (ADC) for the output of charge-coupled device (CCD) array. The CDS extracts video information of the pixels from the CCD signal, and the ADC converts it to a digital signal. For varying illumination conditions, –9 dB to +35 dB very stable gain control is provided. This gain control is linear in dB. Input signal clamping and offset correction of the input CDS are also provided.

Offset correction is performed by an Optical Black (OB) level calibration loop, and held at a calibrated black level clamping for an accurate black level reference. Additionally, the black level is quickly recovered after a gain change.

The VSP2582 is available in a QFN-36 package, and operates from a single +3 V supply. The RHH package features an exposed thermal pad, resulting in substantially improved thermal performance.

The VSP2582 is a complete mixed-signal processing IC for digital cameras that provides correlated double sampling (CDS) and analog-to-digital conversion (ADC) for the output of charge-coupled device (CCD) array. The CDS extracts video information of the pixels from the CCD signal, and the ADC converts it to a digital signal. For varying illumination conditions, –9 dB to +35 dB very stable gain control is provided. This gain control is linear in dB. Input signal clamping and offset correction of the input CDS are also provided.

Offset correction is performed by an Optical Black (OB) level calibration loop, and held at a calibrated black level clamping for an accurate black level reference. Additionally, the black level is quickly recovered after a gain change.

The VSP2582 is available in a QFN-36 package, and operates from a single +3 V supply. The RHH package features an exposed thermal pad, resulting in substantially improved thermal performance.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet CCD ANALOG FRONT -END FOR DIGITAL CAMERAS datasheet (Rev. B) 23 Jun 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RHH) 36 View options
VQFNP (RHN) 36 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos