

# C6000 Compiler Tutorial

THE WORLD LEADER IN DSP AND ANALOG



# Compiler Tutorial: Goals and Capabilities

- Teach new customers the easiest way to get good out-of-the-box performance
- Prevent simple user errors from creating bad first impressions
- Provide instructions on how to tune C code in an easy way
- Provide new tuning advice with the Feedback Solution Table to aid both the novice and experienced user
- Provide an example that walks the user through 4 easy steps to tune their code

Available on external web at: http://www.ti.com/sc/c6000compiler

THE WORLD LEADER IN DSP AND ANALOG

Хîл

**Compiler Tutorial Sections** 

### Getting Started

Provides instructions on how to get up and running

Tips on data types

Compiler switches section - very important

- Refining C code
  - Basically a collection of different C optimization steps already included in various places in the user's guides
- Feedback Solution Table

Helps user to tune C code somewhat interactively

### • C Tuning Tutorial

Walks user through 4 key areas of simple C tuning



# Getting Started - Tips on Data Types

- Goal Avoid out-of-the-box mistakes from new users
- Not all architectures have the same data widths for C types (long, int, short and byte)
- Standard 16 x 16 multiply on 'C5000 require int data types
- An integer multiply on the 'C6000 requires 32 x 32 operation
- Tutorial provides detail on 'C6000 sizes for long, int, short and byte

C60	Г 00	ypes
long	40	bits
int	32	bits
short	16	bits
byte	8	3 bits

ХŶЛ

# Getting Started - Compiler Switches

- Goal Avoid out-of-the-box mistakes from new users
- Gives user "preferred option set" for best performance
  - -o3 -pm -op2 -oi0 -k -mw -mh -mi -mt
- Warns user about options to avoid for best performance
  - -g -s -ss -mu -o0/o1 -mz

Хîл

- Gives user alternative control code option set
  - -o3 -pm -op2 -oi0 -ms2

- Unique in industry a real differentiator!
- Used with Feedback Solutions to tune C code
- Provides detailed feedback on each loop
  - Dependency graph info
  - Resource requirements
  - How well the compiler did

THE WORLD LEADER IN DSP AND ANALOG

### Software Pipeline Feedback

Loop label: LOOP				
Known Minimum Trip Count:		16	Unic	iue in industry
Known Max Trip Count Factor:		4		
Loop Carried Dependency Bound(^)	:	8		
Unpartitioned Resource Bound:		10		
Partitioned Resource Bound(*):		11		Key Information
Resource Partition:	A-side	B-si	de	for Loops
.L units	б	4		IOI LOOPS
.S units	3	б		
.D units	8	8		
.M units	11*	9		
.X cross paths	7	7		<b>Resource Utilization</b>
.T address paths	8	8		
Long read paths	4	4		Information
Long write paths	0	0		
Logical ops (.LS)	0	0	(.L or .S unit)	
Addition ops (.LSD)	11	12	(.L or .S or .D	unit)
Bound(.L .S .LS)	5	15		
Bound(.L .S .D .LS .LSD)	10	10		ii itoration interval
Searching for software pipeline a	schedule	e at .		n - neration interval
ii = 11 Schedule found with	3 itera	tions	in parallel	# cycles in loop
Done				
Speculative load threshold	:	12		
Collapsed Epilog Stages	:	3		
Prolog not entirely removed	:	Stage	e contains branch	1
Collapsed Prolog Stages	:	1		

#### THE WORLD LEADER IN DSP AND ANALOG

N.

# **Compiler Tutorial Example**

- Demonstrates 'C6000 C compiler optimization
- Single example that steps through 4 key areas of optimization
- It's all about passing more information to the compiler
- There are 4 key areas:

N.

- Pointer Aliasing Info
- Loop Count Info
  - Minimum loop count info
  - Loop count factor ex: count is a multiple of 2 or 4
- Pointer Alignment Info example: word alignment
- Program Level Optimization

#### Lesson 1 - Pointer Aliasing Info void lesson\_c(short \*xptr, short \*yptr, short \*zptr, short \*w\_sum, int N) { int i, w vec1, w vec2; Inner Loop **Requires:** short w1,w2; 2 LDs from mem 2 MPYs w1 = zptr[0];1 ADD1 SHR $w^{2} = zptr[1];$ 1 ST to mem for (i = 0; i < N; i++)w\_vec1 = xptr[i] \* w1; w\_vec2 = yptr[i] \* w2; $w_sum[i] = (w_vec1 + w_vec2) >> 15;$



### Lesson 1 - Software Pipeline Feedback

Known Minimum Trip Count		:	1					
Known Max Trip Count Factor		:	1					
Loop Carried Dependency Bound	d(^)	:	10					
Unpartitioned Resource Bound		:	2					
Partitioned Resource Bound(*	)	:	2					
Resource Partition:								
A-s	side		B-side					
.L units	0		0					
.S units	1		1					
.D units	2*		1					
.M units	1		1					
.X cross paths	1		0					
.T address paths	2*		1					
Long read paths	1		0					
Long write paths	0		0					
Logical ops (.LS)	1		0	(.L	or	.S	unit)	
Addition ops (.LSD)	0		1	(.L	or	.S	or .D	unit)
Bound(.L .S .LS)	1		1					
Bound(.L .S .D .LS .LSD)	2*		1					

Searching for software pipeline schedule at ...
ii = 10 Schedule found with 1 iterations in parallel
Done

S.

🖑 Texas Instruments

### Lesson 1 - Loop Carry Path



Assembly created by Compiler

	LDH LDH	*A4++,A0 *B4++,B5	;^  32  ;^  32
	NOP	2	
[B0]	SUB	в0,1,80	;  33
[B0]	В	L2	;  33
	MPY MPY	A0,A5,A0 B5,B6,B	;*  32  ;*  32
	NOP		
	ADD	B5,A0,A0	;^  32
	SHR STH	A0,15,A0 A0,*A3++	; <b>^</b>  32  ; <b>^</b>  32

5+2+1+1+1 = 10 cycle loop carry path

int i, w\_vec1, w\_vec2; short w1,w2;

```
w1 = zptr[0];
w2 = zptr[1];
for (i = 0; i < N; i++){
    w_vec1 = xptr[i] * w1;
    w_vec2 = yptr[i] * w2;
    w_sum[i] = (w_vec1 + w_vec2) >> 15;
    }
}
```

Adding restrict removes dependency between xptr/yptr and w\_sum:

restrict says that no two pointers with a different name will alias the same memory location

### Lesson 1 - Software Pipeline Feedback

Known Minimum Trip Count		: 1	
Known Max Trip Count Fact	or	: 1	
Loop Carried Dependency B	ound(^)	: 0	Loop carried
Unpartitioned Resource Bo	und	: 2	dependency bound
Partitioned Resource Bound	d(*)	: 2	now equal to 0.
Resource Partition:			
	A-side	B-side	.D and .T are
.L units	0	0	bottlonoglyg and ano
.S units	1	1	bottenecks and are
.D units	2*	1	unbalanced between
.M units	1	1	A and B side
.X cross paths	1	0	
.T address paths	2*	1	
Long read paths	1	0	
Long write paths	0	0	
Logical ops (.LS)	1	0	(.L or .S unit)
Addition ops (.LSD)	0	1	(.L or .S or .D unit)
Bound(.L .S .LS)	1	1	
Bound(.L .S .D .LS .LSD)	2*	1	

Searching for software pipeline schedule at ...
ii = 2 Schedule found with 3 iterations in parallel
Done

🖑 Texas Instruments

# Lesson 2 - Loop Count Info

#### #pragma MUST\_ITERATE(10,40,2);

```
w1 = zptr[0];
w2 = zptr[1];
for (i = 0; i < N; i++){
    w_vec1 = xptr[i] * w1;
    w_vec2 = yptr[i] * w2;
    w_sum[i] = (w_vec1 + w_vec2) >> 15;
    }
}
```

Allows compiler to unroll and balance resources

MUST\_ITERATE is a way to pass more info to compiler

Compiler must know loop count is a multiple of 2 to unroll

Compiler must know loop count is large enough to unroll and stillbe efficient

#### THE WORLD LEADER IN DSP AND ANALOG

### Lesson 2 - Software Pipeline Feedback

Loop Unroll Multiple		•	2		
Known Minimum Trip Count		•	<b>2A</b> 1 1		.D and .T are balanced
		•	1 L -		heteroon J and D side
Known Max Trip Count Fact	or	:	1		between A and B side
Loop Carried Dependency E	Sound(^)	:	0		because the loop has
Unpartitioned Resource Bo	ound	:	3		been unrolled.
Partitioned Resource Boun	ıd(*)	:	3		
Resource Partition:					
	A-side		B-side	9	.D and .T are the
.L units	0		0		bottleneck of the loop
.S units	2		1		with 6 memory
.D units	3*		3*		accesses
.M units	2		2		
.X cross paths	1		1		
.T address paths	3*		3*		
Long read paths	1		1		
Long write paths	0		0		
Logical ops (.LS)	1		1	(.L c	or .S unit)
Addition ops (.LSD)	0		1	(.L c	or .S or .D unit)
Bound(.L .S .LS)	2		1		
Bound(.L .S .D .LS .LSD)	2		2		

Searching for software pipeline schedule at ...

**ii = 3** Schedule found with 5 iterations in parallel Done

#### THE WORLD LEADER IN DSP AND ANALOG

N)

🖑 Texas Instruments

# Lesson 3 - Pointer Alignment Info

#pragma MUST\_ITERATE(10,40,2);

```
_nassert((int)(xptr) % 4) == 0);
_nassert((int)(yptr) % 4) == 0);
```

```
w1 = zptr[0];
w2 = zptr[1];
for (i = 0; i < N; i++){
    w_vec1 = xptr[i] * w1;
    w_vec2 = yptr[i] * w2;
    w_sum[i] = (w_vec1 + w_vec2) >> 15;
    }
}
```

Allows compiler to use LDW for two accesses

\_nassert is used to tell the compiler that xptr and yptr are word aligned.

Compiler can now use LDW to load two xptr and two yptr values at a time

TEXAS INSTRUMENTS

#### THE WORLD LEADER IN DSP AND ANALOG



### Continuation of Speaker Notes for Previous Slide,

### Lesson 3, Pointer Alignment Info

THE WORLD LEADER IN DSP AND ANALOG



### Lesson 3 - Software Pipeline Feedback

	LE330113 - 3011		1	hem	IC			ING			
N.	Loop Unroll Multiple		:	2x							
	Known Minimum Trip Count		:	12							
	Known Max Trip Count Fact	or	:	2							
	Loop Carried Dependency B	ound(^)	:	0							
	Unpartitioned Resource Bo	und	:	2							
	Partitioned Resource Boun	.d(*)	:	2			Daı	nd.T	' are no	w onl	y
	Resource Partition:					n	معذ	ling	4 memo	nv	-
		A-side		B-side	5						a
	.L units	0		0		a		:2265	s due w		5
	.S units	2*		1							
	.D units	2*		2*							
	.M units	2*		2*							
	.X cross paths	1		1							
	.T address paths	2*		2*							
	Long read paths	1		1							
	Long write paths	0		0							
	Logical ops (.LS)	1		1	(.L	or	.S	unit	.)		
	Addition ops (.LSD)	0		1	(.L	or	.S	or .	D unit	)	
	Bound(.L .S .LS)	2*		1							
	Bound(.L .S .D .LS .LSD)	2*		2*							
	Searching for software pi	peline s	scl	nedule	at						

 $\ensuremath{\text{ii}}=2$  Schedule found with 6 iterations in parallel Done

# Lesson 4 - Program Level Optimization

• Compiler option -pm enables program level optimization

- Previous three key areas for C tuning:
  - Pointer Aliasing info to reduce loop carry paths
  - Loop count info

SU.

- Minimum loop count info
- Loop count factor ex: count is a multiple of 2 or 4
- Pointer alignment info ex: word alignment
- Program level optimization automates all three key areas
  - Gives compiler a full program view
  - Automatically extracts pointer, loop count, and alignment info
  - Key for large applications



### Lesson 4 - Program Level Optimization

Loop Unroll Multiple Known Minimum Trip Count Known Max Trip Count Facto Loop Carried Dependency Bo	or ound(^)	: 2x : 12 : 2 : 0	
Unpartitioned Resource Bou	und	: 2	Feedback of original
Resource Partition:	1(*)	: 2	unmodified C Code
	A-side	B-side	•No intrinsics
.L units	0	0	•No pragmas
.S units	2*	1	•No nassert statements
.D units	2*	2*	•No restrict qualifiers
.M units	2*	2*	Nothing C6000 specific
.X cross paths	1	1	Notifing Coood specific
.T address paths	2*	2*	
Long read paths	1	1	
Long write paths	0	0	
Logical ops (.LS)	1	1 (	.L or .S unit)
Addition ops (.LSD)	0	1 (	.L or .S or .D unit)
Bound(.L .S .LS)	2*	1	
Bound(.L .S .D .LS .LSD)	2*	2*	

Searching for software pipeline schedule at ...

**ii = 2** Schedule found with 6 iterations in parallel Done

#### THE WORLD LEADER IN DSP AND ANALOG

Û,

### Performance Summary

Tutorial Example	Initial Lesson	Lesson 1	Lesson 2	Lesson 3
Pointer Aliasing Info	×	$\checkmark$	$\checkmark$	$\checkmark$
Loop Count Info	×	×	$\checkmark$	$\checkmark$
Pointer Alignment Info	×	×	×	✓
Cycles per Iteration	10	2	1.5	1
Cycles per Iteration w/	1	1	1	1
Program Level Optimization	1	Ţ	1	1

THE WORLD LEADER IN DSP AND ANALOG

ţį,



# Selecting Compiler Options

Build Options Compiler Assemb -k -mw -mhh -mii	oler   Linker   -o3 -frC:\Data\Compiler\Se	eminar	× A	High MIPS code requires high
Category: Basic Advanced Feedback Files Assembly Parser Preprocessor Diagnostics	Basic Target Version Generate Debug Info Opt Speed vs Size Opt Level Program Level Opt.	Default  No Debug Speed Most Critical O3: File None		options
				Speed most critical Highest optimization - level 3
	OK	Cancel Help		

THE WORLD LEADER IN DSP AND ANALOG

**X**7

# **Compiler Feedback**



THE WORLD LEADER IN DSP AND ANALOG

#### 🐺 Texas Instruments

# **Resulting Inner Loop**

- Performs All Inner Loop Instructions in parallel
- Achieves one multiply accumulate every cycle
- C62x Maximum of 2 Loads performed every cycle

**Compiler Output** 

		LDH	*A3++,A4	;	Load x input data
		LDH	*B4++,B5	;	Load coefficient
Ì		MPY	B5,A4,A5	;	Multiply x and coeff
Ì		ADD	A5,A0,A0	;	Accumulate result
Ì	[B0]	SUB	в0,1,В0	;	Decrement loop counter
	[B0]	В	L3	;	Branch inner loop

Since the C62x has 2 Multipliers, can we do better?

Yes, Let's Unroll the Loop...

THE WORLD LEADER IN DSP AND ANALOG



# Imposed Unroll of Loops

Loop unrolling is usually automatically implemented, but can be forced with the UNROLL pragma, as seen below



THE WORLD LEADER IN DSP AND ANALOG

# New Unrolled Inner Loop

#### Achieves 2 multiply accumulates every cycle

[!B1]	ADD	A5,A4,A4	;	running accumulator 1
[!B1]	ADD	B8,B4,B4	;	running accumulator 2
	MPYHL	B0,A6,A5	;	h1*x1
	MPY	A6,B0,B8	;	h0*x1
[A1]	В	L14	;	Branch for inner loop
	LDH	*B7++(4),B9	;	Load x0
	LDH	*++A3(4),A5	;	Load x2
[B1]	SUB	B1,1,B1	;	dec conditional counter
[B1]   [!B1]	SUB ADD	B1,1,B1 B8,B5,B5	; ;	dec conditional counter running accumulator 3
[B1]   [!B1]   [!B1]	SUB ADD ADD	B1,1,B1 B8,B5,B5 A6,A0,A0	; ; ;	dec conditional counter running accumulator 3 running accumulator 4
[B1]   [!B1]   [!B1] 	SUB ADD ADD MPY	B1,1,B1 B8,B5,B5 A6,A0,A0 B9,B0,B8	; ; ; ;	dec conditional counter running accumulator 3 running accumulator 4 h0*x0
[B1]   [!B1]   [!B1] 	SUB ADD ADD MPY MPYHL	B1,1,B1 B8,B5,B5 A6,A0,A0 B9,B0,B8 B0,A5,A6	;;;;;	dec conditional counter running accumulator 3 running accumulator 4 h0*x0 h1*x2
[B1]   [!B1]   [!B1]       	SUB ADD ADD MPY MPYHL SUB	B1,1,B1 B8,B5,B5 A6,A0,A0 B9,B0,B8 B0,A5,A6 A1,1,A1	;;;;;;	dec conditional counter running accumulator 3 running accumulator 4 h0*x0 h1*x2 dec loop counter
[B1]   [!B1]   [!B1]          [A1]	SUB ADD ADD MPY MPYHL SUB LDW	B1,1,B1 B8,B5,B5 A6,A0,A0 B9,B0,B8 B0,A5,A6 A1,1,A1 *B6++,B0	;;;;;;;	dec conditional counter running accumulator 3 running accumulator 4 h0*x0 h1*x2 dec loop counter Load h0 & h1



🐺 Texas Instruments

# C6000 Benchmarks (on the TI Website)

Algorithm	Used in	Assembly	Assembly	С	С	%
		Cycles	Time	Cycles	Time	Efficiency
			( <b>µ</b> s)	(Rel	( <b>µ</b> s)	vs Hand
			•	4.0)		Coded
Block Mean Square Error	For motion	348	1.16	402	1.34	87%
MSE of a 20 column	compensation					
image matrix	of image data					
Codebook Search	CELP based	977	3.26	961	3.20	100+%
	voice coders					
Vector Max	Search	61	0.20	59	0.20	100+%
40 element input vector	Algorithms					
All-zero FIR Filter	VSELP based	238	0.79	280	0.93	85%
40 samples, 10	voice coders					
coefficients						
Minimum Error Search	Search	1185	3.95	1318	4.39	90%
Table Size = $2304$	Algorithms					
IIR Filter	Filter	43	0.14	38	0.13	100+%
16 coefficients						
IIR – cascaded biquads	Filter	70	0.23	75	0.25	93%
10 Cascaded biquads						
(Direct Form II)						
MAC	VSELP based	61	0.20	58	0.19	100+%
Two 40 samples vector	voice coders					
Vector Sum		51	0.17	47	0.16	100+%
Two 44 sample vectors						
MSE	Mean Square	279	0.93	274	0.91	100+%
MSE between two 256	Error					
element vectors	computation in					
	Vector					
	Quantizer					

TI 'C62x Compiler Performance Rel 4.0 : Execution Time in µs @ 300 MHz

THE WORLD LEADER IN DSP AND ANALOG