Semiconductor Home > Products > Digital Logic > FIFOs

FIFOs Application Notes

FIFOs
rule
Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)
FIFO Architecture, Functions, and Applications (Rev. A) (SCAA042A - Updated: 11/11/1999)
FIFO Memories: Fine-Pitch Surface-Mount Manufacturability (Rev. A) (SCZA003A - Updated: 03/01/1996)
FIFO Memories: Solutions For Increasing Clock Rates And Data Widths (Rev. A) (SZZA001A - Updated: 03/01/1996)
FIFO Memories: Solutions To Reduce FIFO Metastability (Rev. A) (SCAA011A - Updated: 03/01/1996)
FIFO Memories: Surface-Mount Packages For PCMCIA Applications (Rev. A) (SDMA001A - Updated: 03/01/1996)
Logic Selection Guide First Half 2003 (Rev. S) (SDYU001S, 14 MB - Updated: 12/09/2002)
Medium-Pin-Count Surface-Mount Package Information (Rev. B) (SSPA001B - Updated: 02/01/1997)
Power-Dissipation Calculations for TI FIFO Products (Rev. A) (SCAA013A - Updated: 03/01/1996)
Simultaneous-Switching Noise Analysis For Texas Instruments FIFO Products (Rev. A) (SCAA008A - Updated: 03/01/1996)

Asynchronous FIFOs
rule
     1K X 9 X 2 Asynchronous FIFOs - SN74ACT2235/2236 (Rev. B) (SCAA010B - Updated: 10/01/1997)
     Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)
     FIFO Memories: Solutions For Increasing Clock Rates And Data Widths (Rev. A) (SZZA001A - Updated: 03/01/1996)
     Simultaneous-Switching Noise Analysis For Texas Instruments FIFO Products (Rev. A) (SCAA008A - Updated: 03/01/1996)

Synchronous FIFOs
rule
     Advanced Bus-Matching/Byte-Swapping For Internetworking FIFO Applications (Rev. A) (SCAA014A - Updated: 03/01/1996)
     Design Considerations of SN74V293 FIFO in a MicroStar BGA(TM) Package (SDMA002A - Updated: 02/2002)
     Designing With TI SN74V2x5 FIFO Programmable Flags (SCAA046 - Updated: 05/14/2001)
     Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)
     FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (Rev. A) (SCAA007A - Updated: 03/01/1996)
     FIFO Memories: Solutions For Increasing Clock Rates And Data Widths (Rev. A) (SZZA001A - Updated: 03/01/1996)
     FIFO Synchronous Retransmit: Programmable DSP-Interface for FIR Filtering (Rev. A) (SCAA009A - Updated: 03/01/1996)
     FIFOs With A Word Width Of One Bit (Rev. A) (SCAA006A - Updated: 03/01/1996)
     Interfacing TI Clocked FIFOs With TI Floating-Point DSPs (Rev. A) (SCAA005A - Updated: 03/01/1996)
     Internetworking The SN74ABT3614 (Rev. A) (SCAA018A - Updated: 03/01/1996)
     Metastability Performance Of Clocked FIFOs (Rev. A) (SCZA004A - Updated: 03/01/1996)
     Optimizing DSP-Based Digital Filters With Application-Specific FIFOs (SCAA021 - Updated: 11/01/1994)
     Parity-Generate/Check Features For High-Bandwidth-Computing FIFO Applications (Rev. A) (SCAA015A - Updated: 03/01/1996)
     Power-Dissipation Calculations for TI FIFO Products (Rev. A) (SCAA013A - Updated: 03/01/1996)
     SPARC MBus-to-Futurebus+ Bridge Using The TI Futurebus+ Chipset (Rev. A) (SCAA019A - Updated: 03/01/1996)
     Seamless Processor Interface Using FIFO Bus Matching And Byte Swapping (SCAA020 - Updated: 11/01/1994)
     Simultaneous-Switching Noise Analysis For Texas Instruments FIFO Products (Rev. A) (SCAA008A - Updated: 03/01/1996)
     Using TI FIFOs to Interface High-Speed Data Converters With TI TMS320 DSPs (SDMA003 - Updated: 06/08/2001)
     Using The High-Speed, High-Drive SN74ABT7819 FIFO (Rev. A) (SCAA016A - Updated: 03/01/1996)

Products  |  Applications  |  Support  |  Site Map
© Copyright 1995-2005 Texas Instruments Incorporated. All rights reserved. Trademarks  |  Privacy Policy  |  Terms of Use