

***MSP430 Family
Architecture Guide and Module Library***

MSP430 Family
Architectural Overview
System Reset, Interupts and Operating Modes
Memory Organization
CPU, 16-bit
Hardware Multiplier
Oscillator and System Clock Generator
Digital I/O Configuration
Universal Timer/Port Module
Timers
Timer_A
USART Peripheral Interface, UART Mode
USART Peripheral Interface, SPI Mode
Liquid Crystal Display Drive
Analog-To-Digital Converter
Miscellaneous Modules
Appendix A, Peripheral File Map
Appendix B, Instruction Set
Appendix C, EPROM Programming
Index

Contents

Topic	Page
1 MSP430 Family	1-1
1.1 Features and Capabilities	1-2
1.2 System Key Features	1-3
1.3 MSP430 Family Devices	1-4
2 Architectural Overview	2-1
2.1 CPU	2-3
2.2 Code Memory	2-4
2.3 Data Memory (RAM)	2-4
2.4 Control of operation	2-5
2.5 Peripherals	2-5
2.6 Oscillator, Frequency Multiplier and Clock Generator	2-6

3	System Reset, Interrupts and Operating Modes	3-1
3.1	System Reset & Initialization	3-3
3.2	Global Interrupt Structure	3-4
3.3	Interrupt Processing	3-8
3.3.1	Interrupt Control Bits in Special Function Registers SFRs	3-10
3.3.2	External Interrupts	3-14
3.4	Operating Modes	3-16
3.5	Low Power Modes	3-19
3.5.1	Low Power Mode 0 and 1, LPM0 and LPM1	3-20
3.5.2	Low Power Mode 2 and 3, LPM2 and LPM3	3-20
3.5.3	Low Power Mode 4, LPM4	3-21
3.6	Basic Hints for Low Power Applications	3-21
4	Memory Organization	4-1
4.1	Data in the Memory	4-5
4.2	Internal ROM Organization	4-6
4.2.1	Processing of ROM Tables	4-6
4.2.2	Computed Branches and Calls	4-7
4.3	RAM and Peripheral Organization	4-7

4.3.1	RAM	4-7
4.3.2	Peripheral Modules - Address Allocation	4-9
4.3.3	Peripheral Modules - Special Function Registers SFRs	4-11
5	CPU, 16bit	5-1
5.1	CPU Registers	5-3
5.1.1	The Program Counter PC	5-3
5.1.2	The System Stack Pointer SP	5-4
5.1.3	The Status Register SR	5-6
5.1.4	The Constant Generator Registers CG1 and CG2	5-8
5.2	Addressing modes	5-9
5.2.1	Register mode	5-10
5.2.2	Indexed mode	5-11
5.2.3	Symbolic mode	5-12
5.2.4	Absolute mode	5-13
5.2.5	Indirect mode	5-14
5.2.6	Indirect autoincrement mode	5-15
5.2.7	Immediate mode	5-16
5.2.8	Clock cycles, Length of Instruction	5-17
5.3	Instruction set overview	5-19
5.3.1	Double operand instructions	5-20

5.3.2	Single operand instructions	5-21
5.3.3	Conditional Jumps	5-22
5.3.4	Short form of emulated instructions	5-23
5.3.5	Miscellaneous	5-24
5.4	Instruction map	5-25
6	Hardware Multiplier	6-1
6.1	Hardware Multiplier Operation	6-4
6.2	Hardware Multiplier Registers	6-9
6.3	Hardware Multiplier Special Function bits	6-10
6.4	Hardware Multiplier Software Restrictions	6-10
6.4.1	Hardware Multiplier Software Restrictions - Address mode	6-10
6.4.2	Hardware Multiplier Software Restrictions - Interrupt Routines	6-11
7	Oscillator and System Clock Generator	7-1
7.1	Crystal Oscillator	7-4
7.2	Processor Clock Generator	7-4
7.3	System Clock Operating Modes	7-7

7.4	System Clock Control Register	7-9
7.4.1	General Module Registers	7-9
7.4.2	Special function register bits, System Clock Generator related	7-10
7.5	DCO Characteristic - typical	7-12
8	Digital I/O Configuration	8-1
8.1	General Port P0	8-3
8.1.1	Port P0 Control Registers	8-4
8.1.2	Port P0 Schematic	8-7
8.1.3	Port P0 interrupt control functions	8-11
8.2	General Ports P1, P2	8-12
8.2.1	Port P1, Port P2 Control Registers	8-13
8.2.2	Port P1, Port P2 Schematic	8-16
8.2.3	Port P1, P2 interrupt control functions	8-17
8.3	General Ports P3, P4	8-18
8.3.1	Port P3, Port P4 Control Registers	8-19

8.3.2	Port P3, Port P4 Schematic	8-20
8.4	LCD Ports	8-22
8.5	LCD Port - Timer/Port Comparator	8-23
9	Universal Timer/Port Module	9-1
9.1	Timer/Port Module Operation	9-4
9.1.1	Timer/Port Counter TPCNT1, 8-bit Operation	9-4
9.1.2	Timer/Port Counter TPCNT2, 8-bit operation	9-4
9.1.3	Timer/Port Counter , 16-bit operation	9-5
9.2	Timer/Port Registers	9-6
9.3	Timer/Port Special Function bits	9-9
9.4	Timer/Port in ADC Application	9-11
9.4.1	Principle of conversion, R/D	9-11
9.4.2	Conversion with Resolution of >8 bit	9-14
10	Timers	10-1
10.1	Basic Timer1	10-3
10.1.1	Basic Timer1 Register	10-4
10.1.2	Special function register bits	10-6

10.1.3	Basic Timer1 Operation	10-6
10.1.4	Basic Timer1 Operation: Signal f_{LCD}	10-7
10.2	8-bit Interval Timer/Counter	10-9
10.2.1	Operation of 8-bit Timer/Counter	10-10
10.2.2	8-bit Timer/Counter Registers	10-11
10.2.3	Special function register bits, 8-bit Timer/Counter related	10-13
10.2.4	8-bit Timer/Counter in UART Applications	10-13
10.3	The Watchdog Timer	10-29
10.3.1	Watchdog Timer Register	10-30
10.3.2	Watchdog Timer interrupt control functions	10-32
10.3.3	Watchdog Timer Operation	10-32
10.4	8-bit PWM Timer	10-35
10.4.1	Operation	10-36
10.4.2	PWM Register Descriptions	10-37
11	Timer_A	11-1
11.1	Operation of Timer_A	11-3
11.1.1	Timer Operation	11-5
11.1.2	The Capture Mode	11-12
11.1.3	The Compare Mode	11-14

11.1.4	The Output Unit	11-14
11.2	Registers of Timer_A	11-17
11.2.1	Timer_A Control Register TACTL	11-18
11.2.2	Capture/Compare Control Register CCTL	11-20
11.2.3	Timer_A Interrupt Vector Register	11-23
11.3	Timer_A in Applications	11-28
11.3.1	Timer_A - Use of the UP-Mode	11-28
11.3.2	Timer_A - Use of the Continuous Mode	11-29
11.3.3	Timer_A - Use of the UP/DOWN Mode	11-32
11.3.4	Timer_A - Capture via Software	11-34
11.3.5	Timer_A - Handle asynchronous serial protocol	11-35
11.4	Timer_A special conditions	11-38
11.4.1	CCR0, used for period register	11-38
11.4.2	Start/Stop of the Timer Register	11-39
11.4.3	Output Unit0	11-40
12	USART Peripheral Interface, UART Mode	12-1
12.1	Asynchronous Operation	12-2
12.1.1	Asynchronous Frame Format	12-2
12.1.2	Baud rate generation in asynchronous communication format	12-3

12.1.3	Asynchronous Communication Formats	12-6
12.1.4	Idle line multiprocessor mode	12-6
12.1.5	Address bit Format	12-9
12.2	Interrupt and Control Function	12-10
12.2.1	USART Receive Enable	12-10
12.2.2	USART Transmit Enable	12-11
12.2.3	USART Receive Interrupt Operation	12-12
12.2.4	USART Transmit Interrupt Operation	12-13
12.3	Control and Status Register	12-14
12.3.1	USART Control register UCTL	12-14
12.3.2	Transmit Control Register UTCTL	12-16
12.3.3	Receive Control Register URCTL	12-17
12.3.4	Baud Rate Select and Modulation Control Registers	12-19
12.3.5	USART Receiver Data Buffer URXBUF	12-20
12.3.6	USART Transmit Data Buffer UTXBUF	12-20
12.4	UART Mode, Utilizing Features of low power Modes	12-21
12.4.1	Start Receive Operation from UART Frame	12-21
12.4.2	Maximum Utilization of Clock Frequency vs. Baud Rate UART Mode	12-23
12.4.3	Support of multiprocessor modes for reduced use of MSP430 resources	12-24
12.5	Baud Rate Considerations	12-24

13	USART Peripheral Interface, SPI Mode	13-1
13.1	USART's Synchronous Operation	13-2
13.1.1	Master Mode in Synchronous USART Mode, MM=1, SYNC=1	13-4
13.1.2	Slave Mode in SPI Mode, MM=0, SYNC=1	13-5
13.2	Interrupt and Control Function	13-6
13.2.1	USART Receive Enable	13-6
13.2.2	USART Transmit Enable	13-8
13.2.3	USART Receive Interrupt Operation	13-10
13.2.4	USART Transmit Interrupt Operation	13-11
13.3	Control and Status Register	13-12
13.3.1	USART Control register	13-12
13.3.2	Transmit Control Register UTCTL	13-13
13.3.3	Receive Control Register URCTL	13-15
13.3.4	Baud Rate Select and Modulation Control Registers	13-15
13.3.5	USART Receive Data Buffer URXBUF	13-16
13.3.6	USART Transmit Data Buffer UTXBUF	13-16
14	Liquid Crystal Display Drive	14-1
14.1	Basics of LCD Drive	14-3
14.2	LCD Controller/Driver	14-8

14.2.1	LCD Controller/Driver Functions	14-9
14.2.2	LCD Control & Mode Register	14-12
14.2.3	LC Display Memory	14-14
14.2.4	Software Examples for LCD Operation	14-19
14.3	LCD Port Function	14-25
14.4	Application Example showing mixed LCD and Port Mode	14-27
15	Analog-To-Digital Converter	15-1
15.1	Overview	15-3
15.2	Analog-to-Digital Operation	15-5
15.2.1	A/D Conversion	15-5
15.2.2	A/D Interrupt	15-9
15.2.3	A/D Ranges	15-10
15.2.4	A/D Current Source	15-11
15.2.5	Analog Inputs and Multiplexer	15-12
15.2.6	A/D Grounding and Noise Considerations	15-13
15.2.7	A/D Converter Input and Output Pins	15-15
15.3	ADC Control Registers	15-15

16	Miscellaneous Modules	16-1
16.1	Crystal Oscillator	16-3
16.2	Power-on Circuitry	16-4
16.3	Crystal Buffer Output	16-5
A. Peripheral File Map		A-1
B. Instruction Set Description		B-1
C. EPROM Programming		C-1

Figures

Fig.	Title	Page
2.1	MSP430 system configuration	2-3
2.2	Bus connection of modules/peripherals	2-5
3.1	System Reset Functions	3-3
3.2	Interrupt Priority Scheme	3-5
3.3	Reset/NMI-mode selection	3-6
3.4	Status Register SR	3-9
4.1	Total Memory Address Space	4-3
4.2	Memory Map of Basic Address Space	4-4
4.3	Bit, Byte and Word in a byte organized Memory	4-5
4.4	ROM Organization	4-6
4.5	Byte and Word Operation	4-8
4.6	Example of RAM/peripheral organization	4-10
4.7	Peripheral File Address Map - Word Modules	4-10

4.8	Peripheral File Address Map - Byte Modules	4-11
4.9	Special Function Register Address Map - Byte Modules	4-12
5.1	Program Counter PC	5-4
5.2	System Stack Pointer SP	5-4
5.3	Stack Usage	5-6
5.4	Status Register SR	5-6
5.5	Double Operand Instruction Format	5-20
5.6	Single Operand Instruction Format	5-21
5.7	Conditional Jump Instruction Format	5-22
5.8	Core instruction map	5-25
6.1	Connection of the Hardware Multiplier Module to the Bus System	6-3
6.2	Registers of the Hardware Multiplier	6-9
7.1	Principle of Clock Generation	7-3
7.2	Status Register SR	7-4
7.3	System frequency vs. time	7-5
7.4	Schematic of system frequency generator	7-6
7.5	DCO Characteristics	7-12

8.1	Port P0 Configuration	8-3
8.2	Schematic of bits P0.7 to P0.3	8-7
8.3	Schematic of bit P0.2	8-8
Fig.	Title	Page
8.4	Schematic of bit P0.1	8-9
8.5	Schematic of bit P0.0	8-10
8.6	Port P1, Port P2 Configuration	8-12
8.7	Schematic of one bit in Port P1, P2	8-16
8.8	Port P3, Port P4 Configuration	8-18
8.9	Schematic of bits P3.x/P4.x	8-20
8.10	Schematic of LCD pin configuration	8-22
8.11	Schematic of LCD pin - Timer/Port Comparator	8-23
9.1	Timer/Port configuration	9-3
9.2	Timer/Port counter, 16-bit operation	9-5
9.3	Timer/Port Control Register	9-6
9.4	Timer/Port Counter Registers	9-8

9.5	Timer/Port Data Register	9-8
9.6	Timer/Port Enable Register	9-9
9.7	Timer/Port Interrupt Scheme	9-10
9.8	Conditions for Timer/Port Interrupt request	9-10
9.9	Charge-Discharge timing of RC	9-11
9.10	Charge-Discharge timing during R/D conversions using Rref and Rmeas	9-12
9.11	Principle Conversion Scheme	9-13
9.12	ADC Application example	9-14
10.1	Basic Timer Configuration	10-3
10.2	Basic Timer1 Register	10-4
10.3	Basic Timer1 Register Function	10-5
10.4	Frequency Select for LCD (Example for 3MUX)	10-7
10.5	Principle Schematic of 8-bit Timer/Counter	10-9
10.6	Schematic of 8-bit Counter	10-10
10.7	8-bit Timer/Counter Control Register	10-11
10.8	Asynchronous communication format	10-13
10.9	Scanning of the asynchronous bits of one frame	10-14

10.10	Transmitting of the asynchronous bits of one frame	10-14
10.11	UART idle period	10-15
10.12	Idle line multiprocessor protocol	10-16
10.13	Idle line multiprocessor protocol	10-17
10.14	8-bit Timer/Counter config. for transmit example 2400Baud, ACLK clock	10-20
10.15	8-bit Timer/Counter config. for receive example 2400Baud, ACLK clock	10-24
Fig.	Title	Page
10.16	Schematic of Watchdog Timer	10-29
10.17	Watchdog Timer Control Register	10-30
10.18	Block Diagram of PWM Timer	10-35
10.19	PWM timing scheme	10-36
11.1	Schematic of Timer_A	11-4
11.2	Schematic of 16-bit Timer	11-5
11.3	Schematic of Clock Source Select and Input Divider	11-6
11.4	Schematic of Timer and Mode Control	11-6
11.5	Capture/Compare Block	11-10

11.6	Output Unit	11-14
11.7	Output Unit: Example Up-Mode and Output Mode 3	11-15
11.8	Output Unit: Example Continuous Mode and Output Mode 3	11-16
11.9	Output Unit: Example Up/Down Mode and Output Mode 4	11-16
11.10	Capture/Compare Interupt Flag	11-23
11.11	Schematic of Capture/Compare Interupt Vector Word	11-25
11.12	Output Unit in Up Mode	11-29
11.13	Output Unit in Continuous Mode	11-30
11.14	Output Unit in UP/DOWN Mode(I)	11-33
11.15	Output Unit in UP/DOWN Mode (II)	11-34
11.16	Software Capture Example	11-35
11.17	Timer_A used to handle asynchronous protocol	11-36
11.18	Timer_A, timing for asynchronous protocol handling	11-37
12.1	Block diagram of USART	12-3
12.1	Block diagram of USART - UART mode	12-1
12.2	Asynchronous frame format	12-2
12.3	Asynchronous bit format. Example for n or n+1 clock periods	12-2

12.4	Standard baudrate generation - other than MSP430	12-3
12.5	MSP430 Baud Rate Generation. Example for n or n+1 clock periods	12-4
12.6	Idle line multiprocessor protocol	12-6
12.7	USART Receiver Idle Detect	12-7
12.8	Double-Buffered WUT and TX Shift Register	12-7
12.9	USART Transmitter Idle Generation	12-8
12.10	Address bit multiprocessor protocol	12-9
12.11	State diagram on Receiver enable URXE	12-10
12.12	State diagram on Transmitter enable	12-11
Fig.	Title	Page
12.13	Receive Interrupt Conditions	12-12
12.14	Transmit Interrupt Condition	12-13
12.15	USART Control Register UCTL	12-14
12.16	USART Transmitter Control Register	12-16
12.17	USART Rceiver Control Register	12-17
12.18	USART Baud Rate Select Register	12-19

12.19	USART Modulation Control Register	12-19
12.20	USART Receive Buffer	12-20
12.21	USART Transmit Buffer	12-20
12.22	Receive Start Conditions	12-21
12.23	Receive Start Timing using URXS flag, startbit accepted	12-22
12.24	Receive Start Timing using URXS flag, startbit not accepted	12-22
12.25	Receive Start Timing using URXS flag, glitch suppression	12-22
12.26	MSP430 Transmit Bit Timing	12-25
12.27	MSP430 Transmit Bit Timing Errors	12-25
13.1	Block diagram of USART - SPI mode	13-1
13.2	MSP430 USART as Master, external device with SPI as slave	13-2
13.3	MSP430 USART as Slave in 3 pin or 4pin configuration	13-4
13.4	State diagram on Receiver enable URXE. MSP430 is master	13-6
13.5	State diagram on Receiver enable URXE. MSP430 is slave/3pin mode	13-7
13.6	State diagram on Receiver enable URXE. MSP430 is slave/4pin mode	13-7
13.7	State diagram on Transmitter enable, MSP430 is master	13-8
13.8	State diagram on Transmitter enable, MSP430 is slave	13-8

13.9	Receive Interrupt Conditions	13-10
13.10	State diagrams on receive interrupt	13-10
13.11	Transmit Interrupt Condition	13-11
13.12	USART Control Register	13-12
13.13	USART Transmitter Control Register	13-13
13.14	USART Clock Phase and Polarity	13-14
13.15	USART Transmitter Control Register	13-15
13.16	USART Baud Rate Select Register	13-15
13.17	USART Modulation Control Register	13-16
13.18	USART Receive Buffer	13-16
13.19	USART Transmit Buffer	13-16

Fig.	Title	Page
14.1	Example of static wave form drive	14-4
14.2	Example of 2MUX wave form drive	14-5
14.3	Example of 3MUX wave form drive	14-6

14.4	Example of 4MUX wave form drive	14-7
14.5	LCD Controller/Driver Block Diagram	14-8
14.6	Internal analog voltage generated by LCD+ Module	14-10
14.7	External analog voltage applied to LCD Module	14-11
14.8	Information control	14-13
14.9	Bits of Display Memory attached to Segment lines	14-14
14.10	Use of Display Memory with the static driving method	14-15
14.11	Use of Display Memory with the 2MUX method	14-16
14.12	Use of Display Memory with the 3MUX method	14-17
14.13	Use of Display Memory with 4MUX method	14-18
14.14	Groups of Segment and Output Lines	14-25
14.15	Segment Line or Output Line	14-26
14.16	Application Example	14-27
15.1	ADC Module Configuration	15-4
15.2	ADC Schematic	15-7
15.3	ADC Timing, 12-bit conversion	15-8
15.4	ADC Timing, (12+2)-bit conversion	15-8

15.5	ADC, input sampling timing	15-9
15.6	A/D Current Source	15-11
15.7	Analog Multiplexer	15-13
15.8	A/D Grounding and Noise Considerations	15-14
15.9	ADC Input Register, Input Register Enable	15-16
16.1	Crystal Oscillator schematic	16-3
16.2	Power-on reset and Power-up clear schematic	16-4
16.3	Power-on reset timing on fast VCC rise time	16-4
16.4	Power-on reset timing on slow VCC rise time	16-5
16.5	Schematic of Crystal Buffer	16-5

Tables

Table	Title	Page
1.1	MSP430 Family Feature Summary	1-9
3.1	Interrupt sources, flags and vectors	3-13
5.1	Register by functions	5-3
5.2	Values of constant generator CG1, CG2	5-8
12.1	Commonly used Baud Rates, Baudrate data and errors	12-5
12.2	Mostly used Baud Rates, Baudrate data and errors	12-27

List of Notes

Note	Title	Page
	Oscillator fault	3-4
	NMI edge select	3-7
	How the interrupts on digital ports P0, P1 and P2 are handled	3-16
	Software stack pointer using general purpose registers	5-4
	Addressing modes	5-9
	Destination Address	5-19
	DCO Taps	7-12
	Writing to read only register P0IN	8-4
	Interrupt Flags P0FLG.2...7	8-5
	Change of P0IES bit(s)	8-5
	Port0 interrupt sensitivity	8-6
	Multiple Source interrupt flags P0IFG.2 to P0IFG.7	8-11
	Writing to read only registers P1/P2ININ	8-13

Interrupt Flags P1FLG.0...7, P2FLG.0...7	8-14
Change of P1IES, P2IES bit(s)	8-15
Port P1, Port P2 interrupt sensitivity	8-15
Multiple Source interrupt flags P1IFG.0 to P1IFG.7, P2IFG.0 to P2IFG.7	8-17
Writing to read only register P3IN, P4IN	8-19
UART protocol, LSB/MSB sequence	10-26
Timer_A Capture Register Write	11-12
Capture with Timer halted	11-13
Modify Timer_A	11-19
Changing of Timer_A Control bits	11-19
Simultaneous capture and capture mode selection	11-22
Writing to read only register TAIV	11-24
URXE re-enable, UART Mode	12-11
Write to UTXBUF, UART Mode	12-11
Mark, Space definition	12-15
Receive Status Control bits	12-18
Break detect BRK bit with halted UART clock	12-23

USART Synchronous Master Mode, Receive initiation	13-4
URXE re-enable, SPI Mode	13-7
Write to UTXBUF, SPI Mode	13-9
LCD port output	14-27
ADC, Start-of-Conversion	15-5
Marked instructions are emulated instructions	B-3
Operations using Status Register SR for destination	B-6
Emulation of the following instructions	B-8
Disable Interrupt	B-31
Enable Interrupt	B-33
Other instructions can be used to emulate no operation	B-45
The system Stack Pointer 3	B-47
The system Stack Pointer 4	B-47
RLC substitution	B-53
Borrow is treated as a .NOT. carry 4	B-61
Borrow is treated as a .NOT. carry 5	B-62
EPROM exposed to ambient light	C-2

Purpose of guide, and conventions used

The MSP430 User's Guide is intended to assist the development of MSP430 family products by assembling together and presenting hardware and software information in a manner which will be easy to use by engineers and programmers.

There follows a short description of the nomenclature conventions used for signals and processor states:

- ADC Analog-to-Digital converter
 - CPUOff mode Low power mode with RAM contents and I/O signals unchanged
Modules using auxiliary clock (32 768 Hz crystal) are active
 - DCO Digital controlled oscillator
 - LCD Liquid crystal display
 - FF Flip-Flop
 - MAB Memory address bus. This is the address bus between the individual modules. It can be any width from 16 bits to 4 bits. Together with the MS signal it defines the physical address.
 - MDB Memory data bus. This is the data bus between the individual modules. It can be 8 bits or 16 bits wide.
 - MS Module select. This is the pre-decoded address space. Together with the MAB it defines the physical address.
-

- MSFR Module special function register. This is the pre-decoded address space (0h to 0Fh) of the special function registers.
 - OSCOff mode Lowest power mode. RAM contents and I/O signals are unchanged. The crystal oscillator has stopped
 - OTP One-time programmable
 - POR Power-on reset
 - PUC Power-up clear, "1" sets processor's start condition
 - SAR Successive approximation register
 - SCI Serial communication interface to handle synchronous and asynchronous protocols
 - SCG System clock generator
 - SFR Special function register
 - SPI Serial peripheral interface
(widely used synchronous serial communication protocol)
 - TBD To be defined
 - TOS Top of stack
 - UART Universal asynchronous receive transmit
(most commonly-used serial communication protocol)
 - USART Universal synchronous asynchronous receive transmit
 - WD,WDT Watchdog, Watchdog Timer
-

Bit Type Convention for Register Bit

- rw: read/write
- r: read only
- r0: read as '0'
- w: write only
- (w): no register bit implemented; writing a '1' will result in a pulse.
The register bit is always read as '0'.
- -0,-1: condition after PUC
- -(0),-(1): condition after POR
- h0: cleared by hardware

Symbols

Operations

- @ Register indirect addressing
 - & Absolute address
 - > Data transfer direction
 - + Addition
-

-	Subtraction
x	Multiplication
/	Division
.AND.	logical AND
.OR.	logical OR
.XOR.	logical Exclusive-OR
.NOT.	logical NOT

Register Symbols

R0 or PC	Register 0 or Program Counter
R1 or SP	Register 1 or Stack Pointer
R2 or SR/CG1	Register 2 or Status Register/Constant Generator 1
R3 or CG2	Register 3 or Constant Generator 2
R4 to R15	Working Register, general-purpose

Contents of Status Register

C	Carry or borrow
Z	Zero
N	Negative
CPUOff	CPU Off Bit
OscOff	System Oscillator Off Bit

GIE	General Interrupt Enable
SCG0	System Clock Generator, Control Bit 0
SCG1	System Clock Generator, Control Bit 1
V	Overflow

Others

=	Equal Sign
≠	Not Equal Sign
>, <,>=, ≤	Comparison Signs
" "	ASCII Character inside
h	Hexadecimal Data
b	Binary Data
#	Immediate Data
E	Exponent
&	Absolute Address Mode Indicator

Assembler Directives

.equ	Equate command
.sect	section directive
.word	word data
.byte	byte data
;	comment indicator

1 MSP430 Family

This section discusses the features of the MSP430 family of controllers, having special capabilities for analog processing control. All family members are software compatible, allowing easy migration within the MSP430 family by maintaining a common software base, and common design expertise and development tools.

The concept of a CPU designed for various applications with a 16-bit structure is presented. It uses a "von-Neumann Architecture" and hence has RAM, ROM and all peripherals in one address space.

Topic	Page
1.1 Features and Capabilities	1-2
1.2 System Key Features	1-3
1.3 MSP430 Family Devices	1-4

1.1 Features and Capabilities

- Up to 64K byte addressing space as needed, for allocation of ROM, RAM, EERAM and peripherals as needed. Future expansion to 1M byte is planned.
- No limitation of interrupt and subroutine levels due to stack processing
- Only 3 instruction formats. Strong orthogonality without any exception
- 1word/instruction is used, as far as possible
- Seven address modes in the source
- Four address modes in the destination
- External interrupt pins: extended use of Input/Output pins for interrupt capability
- Prioritized interrupts: simultaneously occurring interrupts are handled prioritized)
- Nested interrupt structure: interrupt routines may be interrupted by higher priority interrupts
- Memory mapped peripherals: all registers are in the modules - no RAM space is used
- USART on chip - see device configuration: separate interrupts for transmit and receive
- Timer with interrupt for event counter, timing generation, PWM,
- Watchdog
- ADC (10 bits or more) with 8 inputs and current source
- EPROM version (OTP)
- LCD-driver
- Stable processor frequency using a FLL and a clock crystal of 32,768 Hz

- Easy program development because of the orthogonal structure: all instructions with all addressing modes
- C-compiler development has started
- Modular design concept: modules are strictly memory mapped

1.2 System Key Features

- Ultra-low current consumption: CPUOff and OscOff modes
- Full operation down to 2.5 V
- System building blocks: LCD-Drive, A/D-Converter, I/O-Ports, UART, Watchdog Timer, EEPROM all on chip
- Only microcomputer mode; there is no microprocessor mode
- Ease of use
The powerful and convenient instruction set allows fast software development.
- Software may run in RAM
Programs loaded into the RAM via the UART or test paths..., can execute jobs under real-time conditions. This reduces test costs and calibration expenses.
- Every ROM/RAM mix is possible in the common address range of 64k byte
- High level language (HLL) programming capabilities
Large register file (12 general purpose registers)

Stack orientation

Large ROM and RAM spaces

Orthogonal instruction set, without any exceptions

Table processing orientation, due to addressing modes


- Fast hexadecimal-to-decimal conversion with special instruction DADD
- Instructions are commonly used for ROM references, RAM access, data handling, I/Os and other peripherals: there are no special instructions!
- Potential of CPU far exceeds the requirements of intelligent sensor signal systems. The real-time capability opens fields in other low power systems, including the usage of other peripherals e.g. DTM transceiver for wired telecom

1.3 MSP430 Family Devices

The MSP430 family of devices can be summarized as follows:

- Nomenclature used:

MSP430CxxxQFN



- Development tools include the software simulator **DT430**, assembler and linker **ASM430/LNK430**, C-compiler (under development) **CS430/CW430**, and hardware in-circuit emulator **ICE430**. All development tools are PC-based using integrated desktop features compatible with the windows SAA standard.

1

The minimum requirements for the PC are:

IBM compatible

DOS 5.0 or later

Windows 3.1, 3.11 or '95

Personal computer with a 486 or higher processor running

8 MB of available memory

One 3.5" high-density disk drive

A hard disk with 5 MB available

	MSP430x310	MSP430x320	MSP430x330
Max. internal clock rate	1.1 MHz @3V 3.3 MHz @5V	1.1 MHz @3V 2.2 MHz @5V	1.1 MHz @3V 2.2 MHz @5V
Frequency of crystal	32.768 kHz	32.768 kHz	32.768 kHz
Operating Temperature	-40°C to +85°C	-40°C to +85°C	-40°C to +85°C
Program memory MSP430Cxxx: MSP430Pxxx: MSP430Exxx: Memory expansion	4/8/12k byte ROM 8K byte OTP 8K byte wind. EPROM NO	8K byte ROM 16K byte OTP 16K byte wind. EPROM NO	24K byte ROM 32K byte OTP 32K byte wind. EPROM NO
Internal RAM	256/512 Bytes	256 Bytes	1024 Bytes
Data EEPROM	No	No	No

Modules			
HW Multiply	No	No	Yes
Port0, 8-bit, all interrupt	Yes	Yes	Yes
Port1, 8-bit, all interrupt			Yes
Port2, 8-bit, all interrupt			Yes
Port3			Yes
Port4			Yes
Watchdog timer	Yes	Yes	Yes
Basic Timer1/Real time clock	Yes	Yes	Yes
8-bit Timer/Counter	Yes	Yes	Yes
Timer/Port ,1x8-bit	Yes	Yes	Yes
Timer_A,16-bit	No	No	Yes
SPI	No	No	USART, SPI mode
UART	(8b Tim./Cnt. + SW)	(8b Tim./Cnt. + SW)	USART, UART mode or (8b Tim./Cnt. + SW)
LCD	Max. 23x4 segments	Max. 21x4 segments	Max. 30x4 segments
ADC/Current source	Yes/Yes	see Timer/Port	see Timer/Port
DAC	No	No	No
I/O lines	9	9	40
Input lines	1	7	1
Output lines	27	25	34

Interrupts/Reset External Vectors total Sources total	11 16	11 16	1 + 24 16
Package Type	64 QFP	56 SSOP	100 QFP

Table 1.1: MSP430 Family Feature Summary