App Note Abstract: Interfacing Between LVPECL, LVDS, and CML

Application Report Abstract

Interfacing Between LVPECL, LVDS, and CML

This application note describes various methods of interfacing between different logic levels. It focuses on interconection between LVPECL (low voltage positive-referenced emitter coupled logic), CML (current mode logic), and LVDS (low voltage differential signals). Although there are various methods to interconnect between these signal levels, this report mainly focuses on three interfaces: LVPECL to LVPECL, LVPECL to CML, and LVDS to LVDS. Both dc- and ac-coupling are discussed where applicable.

> View the complete PDF document: scaa056.pdf, (91 kb)