This reference design includes a power management circuit capable of controlling a remote USB charging port in an automotive application environment. The circuit can be supplied directly from the car battery rail. It uses a small and highly efficient step-down converter, the TPS62130A-Q1, to regulate the required USB bus voltage for charging with charge currents up to 2.5A.
The USB charging port is controlled and protected by using a USB charging controller, the TPS2549-Q1, which is also used to monitor the charge current for adjusting the output voltage of the TPS62130A-Q1. This enables the voltage drop across the cable connection to the USB port to be compensated. In addition, the TPS2549-Q1 generates all required signals to indicate a USB charging port to the equipment connected to the port.
The required compensation for the voltage drop across the cable connection to USB varies with the cable length. This reference design presets the cable compensation for different cable lengths. It uses a rail-to-rail operational amplifier, OPA348, to adjust the current sinked from the TPS2549-Q1 into the TPS62130-Q1 and set the output voltage of the TPS62130A-Q1 accordingly.
| Output voltage options | PMP9795.1 |
|---|---|
| Vin (Min) (V) | 5 |
| Vin (Max) (V) | 40 |
| Vout (Nom) (V) | 5 |
| Iout (Max) (A) | 2.5 |
| Output Power (W) | 12.5 |
| Isolated/Non-Isolated | Non-Isolated |
| Input Type | DC |
| Topology | Buck- Synchronous |
A fully assembled board has been developed for testing and performance validation only, and is not available for sale.
Download ready-to-use system files to speed your design process.
Test results for the reference design, including efficiency graphs, test prerequisites and more
Detailed schematic diagram for design layout and components
Complete listing of design components, reference designators, and manufacturers/part numbers
Detailed overview of design layout for component placement
Files used for 3D models or 2D drawings of IC components
Design file that contains information on physical board layer of design PCB
PCB layer plot file used for generating PCB design layout
Includes TI products in the design and potential alternatives.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Test report | PMP9795 Test Results | Oct. 20, 2016 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.