TIDA-01351

High-Resolution, High-SNR True Raw Data Conversion Reference Design for Ultrasound CW Doppler

TIDA-01351

Design files

Overview

This reference design is a continuous wave (CW) signal conditioning for ultrasound imaging systems (64-, 128-, 192-, 256-channel ultrasound system). This design features 20-bit fully differential simultaneous sampling with true raw data available for processing. It consists of a fully-differential signal path for I and Q channels, each using high-performance SAR analog-to-digital converter (ADCs) (ADS8900B), fully-differential precision amplifier (THS4551), a dual low-noise, low dropout (LDO) voltage regulator (TPS7A8801) and a precision voltage reference (REF5050). TIDA-01351 can be interfaced with the PH1-EVM controller through the multiSPI™ digital interface, and the performance can be evaluated using a PC-based graphical user interface (GUI) from any PC through the USB interface.

Features

Two simultaneous channels (I and Q) fully-differential signal chain providing zero-latency true raw data with SNR of 101.2 dB and ENOB of 16.45
Eight-channel summing, filtering, buffering and gain implemented in single-stage high-bandwidth, low-power, low-noise, single supply
High sampliing rate of 1 MSPS allows flexibility in post-processing to improve SNR and resolution
Bandpass filtering for frequency range of 50 Hz to 20 kHz
Operates from single 6-V power supply with total power consumption of 258 mW
Designed using 20-bit, 1-MSPS SAR ADC (ADS8900B) with INL of 1 ppm and SNR of 104.5 dB

Industrial

??image.gallery.download_en_US?? View video with transcript Video

A fully assembled board has been developed for testing and performance validation only, and is not available for sale.

Design files & products

Design files

Download ready-to-use system files to speed your design process.

download

Design guide — TIDA-01351

TIDUCD9B.PDF (8399 K)

Reference design overview and verified performance test data

download

Schematic — TIDA-01351

TIDRPN7A.PDF (903 K)

Detailed schematic diagram for design layout and components

download

Bill of materials (BOM) — TIDA-01351

TIDRPN8.PDF (145 K)

Complete listing of design components, reference designators, and manufacturers/part numbers

download

Assembly drawing — TIDA-01351

TIDRPN9.PDF (942 K)

Detailed overview of design layout for component placement

download

CAD/CAE symbol — TIDA-01351

TIDRPO1.ZIP (2265 K)

Files used for 3D models or 2D drawings of IC components

download

Gerber file — TIDA-01351

TIDCD47.ZIP (2381 K)

Design file that contains information on physical board layer of design PCB

download

PCB layout — TIDA-01351

TIDRPO0.PDF (4318 K)

PCB layer plot file used for generating PCB design layout

Products

Includes TI products in the design and potential alternatives.

Fully differential amplifiers

THS4551 — Low Noise, Precision, 150MHz, Fully Differential Amplifier

Data sheet: PDF | HTML

Linear & low-dropout (LDO) regulators

TPS7A88 — 1-A, low-noise, high-PSRR, dual-channel adjustable ultra-low-dropout voltage regulator

Data sheet: PDF | HTML

Precision ADCs

ADS8900B — 20-bit, 1-MSPS, one-channel SAR ADC with internal VREF buffer, internal LDO and enhanced SPI

Data sheet: PDF | HTML

Precision op amps (Vos<1mV)

OPA376 — Precision (0.025mV), low noise (7.5nV/rtHz), low quiescent current (760uA) op amp

Data sheet: PDF | HTML

Series voltage references

REF5050 — 5-V, 3-µVpp/V noise, 3-ppm/°C drift precision series voltage reference

Data sheet: PDF | HTML

Start development

Software

Support software

TIDCDA6 — ADS8900B IQ CAP EVM

lock

= Requires export approval (1 minute)

Supported products & hardware

Products

Precision ADCs

ADS8900B — 20-bit, 1-MSPS, one-channel SAR ADC with internal VREF buffer, internal LDO and enhanced SPI

lock

Download

TIDCDA6 — ADS8900B IQ CAP EVM

Latest version

Version: 01.00.00.00

Release date: 27 Mar 2017

open-in-new

View all versions

lock

ADS8900B IQ CAP EVM (zip) — 260184 K

Checksum

lock

= Requires export approval (1 minute)

Products

Precision ADCs

ADS8900B — 20-bit, 1-MSPS, one-channel SAR ADC with internal VREF buffer, internal LDO and enhanced SPI

Technical documentation

star

= Top documentation selected by TI

No results found. Please clear your search and try again.

View all 6

	Type	Title		Date
*	Design guide	High-Res, High-SNR True Raw Data Conversion Ref Design for Ultrasound CW Doppler (Rev. B)		Oct. 18, 2017
	Technical article	Take your ultrasound design to the next level	PDF \| HTML	Feb. 08, 2018
	Application note	Precision Sum Circuit Support Hi Output Current Multiple AFEs in Ultasound App		Nov. 20, 2017
	Application note	Improving Resolution of SAR ADC		Jun. 14, 2017
	Application note	DC Controlled Low Pass Filter		Mar. 09, 2017
	White paper	Enabling Faster, Smarter, and More Robust Solutions for SAR ADSx With multiSPI		Nov. 08, 2016

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support.

Video series

View all videos

Videos

Disclaimer

See the important notice and disclaimer covering reference designs and other TI resources.