View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.
- SPI Master With Signal Path Delay Compensation on PRU-ICSS Design Guide (Rev. A)
(PDF 1141 KB)
13 Jul 2015 24 views
The Programmable Real-time unit within the Industrial Communication Subsystem (PRU-ICSS) enables customers to support real-time critical applications without using FPGAs, CPLDs or ASICs.
This TI design describes the implementation of the SPI master protocol with signal path delay compensation on PRU-ICSS. It supports the 32-bit communication protocol of ADS8688 with a SPI clock frequency of up to 16.7MHz.
- SPI master protocol with adjustable signal path delay compensation (not requiring external hardware for signal path delay compensation)
- Up to 16.7MHz SPI clock
- Supports ADS8688 SPI communication protocol
- Automatic measurement of signal path delay for known slave response
- This PRU-ICSS firmware has been validated with TIDA00164 (ADS8688 and ISO7141CC) and contains firmware source code, implementation description and getting started instructions.