TI Home >   Semiconductors >   Analog & Mixed-Signal >   Clocks and Timers >   Clock Generation >   Ultra Low Jitter Synthesizer and Jitter Cleaner >   External VCXO/XTAL Output >

Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.5 GHz VCO Status: ACTIVE

LMK04806BEVAL

Burr Brown - Logo

Description/Features

Technical Documents

Support & Community

Order Now


Key Document
Download - PDF Icon

Description

The LMK04800 family is the industry's highest performance clock conditioner with superior clock jitter cleaning, generation, and distribution with advanced features to meet next generation system requirements. The dual loop PLLatinum? architecture enables 111 fs rms jitter (12 kHz to 20 MHz) using a low noise VCXO module or sub-200 fs rms jitter (12 kHz to 20 MHz) using a low cost external crystal and varactor diode.

The dual loop architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured to either work with an external VCXO module or the integrated crystal oscillator with an external tunable crystal and varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close in phase noise (offsets below 50 kHz) of the VCXO module or the tunable crystal to clean the input clock. The output of PLL1 is used as the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the VCXO module or tunable crystal used in PLL1.

Features
  • Multi-mode: Dual PLL, single PLL, and clock distribution
  • Dual Loop PLLatinum PLL Architecture
    - PLL1
    > Holdover mode when input clocks are lost
    + Automatic or manual triggering/recovery
    - PLL2
    > Integrated Low-Noise VCO
  • 2 redundant input clocks with LOS
    - Automatic and manual switch-over modes
  • 50% duty cycle output divides, 1 to 1045 (even and odd)
  • LVPECL, LVDS, or LVCMOS programmable outputs
  • Precision digital delay, fixed or dynamically adjustable
  • 25 ps step analog delay control.
  • 14 differential outputs. Up to 26 single ended.
    - Up to 6 VCXO/Crystal buffered outputs
  • 0-delay mode

Contents:

  • Evaluation board
  • LPT programming cable (USB interface available separately)
  • Quick start sheet


Order Now
Part Number Buy from Texas Instruments Status Lead-Free   RoHS  

LMK04806BEVAL/NOPB:
Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.5 GHz VCO
$299.00(US$)


 ACTIVE Yes   Yes  
Technical Documents
User Guides (2)
Title Abstract Type Size (KB) Date Views TI Recommends
PDF 3183 23 Feb 2012 947
PDF 3087 27 Jan 2012 947

Software (2)

Name Part Number Software Type
Clock Design Tool - Loop Filter & Device Configuration + Simulation  CLOCKDESIGNTOOL  Software 
CodeLoader Software for Device Register Programming  CODELOADER  Software 

TI Devices (2)

Part Number Name Product Family
LMK04800  Precision Clock Conditioners Low-Noise Clock Jitter Cleaner with Dual Loop PLLs  Ultra Low Jitter Synthesizer and Jitter Cleaner 
LMK04806  Low Noise Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.5 GHz VCO   Ultra Low Jitter Synthesizer and Jitter Cleaner 

Support and Community

TI E2E™ Community

TI E2E Community

As a member of my.TI you can join the TI E2E™ Community where you can ask questions, share ideas and collaborate with fellow engineers and TI experts

Contents are provided "AS IS" by the respective TI and Community contributors and do not constitute TI specifications. See Terms of Use.

Customer Tags Help

No Tags are Available for this Part Number

Other Support