PMP9126

36 to 75VDC Input 5V/15A Active Clamp Forward 1/8 Brick Form Factor Reference Design

PMP9126

Design files

Overview

This reference design generates a 5V/15A output from a 36V to 75V telecom input. The UCC2897A controls an active clamp forward converter power stage. The low gate charge and low RDSon of the CSD17501Q5A and CSD18502Q5B, implemented as a synchronous rectifiers, provides for a highly efficient design. This design is laid out in a standard eighth brick footprint and achieves efficiencies up to 94%.  It uses only surface mount components, including ceramic output capacitors.

Features
  • 36V to 75VDC input 5V/15A output
  • 94% efficiency
  • Industry Standard Eighth Brick Footprint
  • Features UCC2897A Controller along with TI NexFET Synchronous Rectifiers
  • Active Clamp Forward Topology
  • Reduced conduction losses and die area of the synchronous rectifiers
Output voltage options PMP9126.1
Vin (Min) (V) 36
Vin (Max) (V) 75
Vout (Nom) (V) 5
Iout (Max) (A) 15
Output Power (W) 75
Isolated/Non-Isolated Isolated
Input Type DC
Topology Forward- Active Clamp^Forward- Synchronous
??image.gallery.download_en_US?? View video with transcript Video

A fully assembled board has been developed for testing and performance validation only, and is not available for sale.

Design files & products

Design files

Download ready-to-use system files to speed your design process.

SLUUAT8.PDF (2227 K)

Test results for the reference design, including efficiency graphs, test prerequisites and more

SLURAK7.PDF (144 K)

Detailed schematic diagram for design layout and components

SLURAK8.PDF (82 K)

Complete listing of design components, reference designators, and manufacturers/part numbers

SLUC508.ZIP (213 K)

Design file that contains information on physical board layer of design PCB

SLUUAT9.PDF (384 K)

PCB layer plot file used for generating PCB design layout

Products

Includes TI products in the design and potential alternatives.

AC/DC & DC/DC controllers (external FET)

UCC275114-A/8-A single-channel gate driver with 5-V UVLO, split outputs, and 13-ns Prop delay

Data sheet: PDF | HTML
AC/DC & DC/DC controllers (external FET)

UCC2897A110-V active clamp current mode PWM controller with P-channel clamp FET and line OV protection

Data sheet: PDF | HTML
MOSFETs

CSD17501Q5A30-V, N channel NexFET™ power MOSFET, single SON 5 mm x 6 mm, 2.9 mOhm

Data sheet: PDF
MOSFETs

CSD18502Q5B40-V, N channel NexFET™ power MOSFET, single SON 5 mm x 6 mm, 2.3 mOhm

Data sheet: PDF | HTML
Shunt voltage references

TLV431A1% accuracy, low-voltage, adjustable precision shunt regulator

Data sheet: PDF | HTML

Technical documentation

No results found. Please clear your search and try again.
View all 1
Type Title Date
Test report PMP9126 Test Results Oct. 22, 2013

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos