







INA301-Q1 SBOS786B - APRIL 2016 - REVISED APRIL 2022

INA301-Q1 36-V, Automotive, High-Speed, Zero-Drift, Voltage-Output **Current-Shunt Monitor With High-Speed, Overcurrent Protection Comparator**

1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: –40°C to +125°C ambient operating temperature
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C6
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Wide common-mode input range: 0 V to 36 V
- Dual output: amplifier and comparator output
- High accuracy amplifier:
 - Offset voltage: 35 µV (maximum)
 - Offset voltage drift: 0.5 µV/°C (maximum)
 - Gain error: 0.1% (maximum)
 - Gain error drift: 10 ppm/°C
- Available amplifier gains:
 - INA301A1-Q1: 20 V/V
 - INA301A2-Q1: 50 V/V
 - INA301A3-Q1: 100 V/V
- Programmable alert threshold set through a single resistor
- Total alert response time: 1 µs
- Open-drain output with both transparent and latching modes
- Package: VSSOP-8

2 Applications

- Solenoid Control
- Low-Side Motor Monitoring
- **Electronic Power Steering**
- **Power Seats**
- **Power Windows**
- **Body Control Modules**
- **Electronic Control Units**
- Overcurrent Protection
- eFuses

3 Description

The INA301-Q1 includes both a high commonmode, current-sensing amplifier and a high-speed comparator configured to provide overcurrent protection by measuring the voltage developed across a current-sensing or current-shunt resistor and comparing that voltage to a defined threshold limit. This device features an adjustable limit-threshold range that is set using a single external limitsetting resistor. This current-shunt monitor measures differential voltage signals on common-mode voltages that can vary from 0 V up to 36 V, independent of the supply voltage.


The open-drain alert output can be configured to operate in either a transparent mode, where the output status follows the input state, or in a latched mode, where the alert output is cleared when the latch is reset. The device alert response time is under 1 us. allowing for quick detection of overcurrent events.

This device operates from a single 2.7-V to 5.5-V supply, drawing a maximum supply current of 700 µA. The device is specified over the extended operating temperature range of -40°C to +125°C, and is available in an 8-pin VSSOP package.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA301-Q1	VSSOP (8)	3.00 mm × 3.00 mm

For all available packages, see the package option addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features1	8 Applications and Implementation18
2 Applications1	8.1 Application Information
3 Description1	8.2 Typical Application22
4 Revision History2	9 Power Supply Recommendations24
5 Pin Configuration and Functions3	10 Layout24
6 Specifications4	10.1 Layout Guidelines24
6.1 Absolute Maximum Ratings4	10.2 Layout Example2
6.2 ESD Ratings4	11 Device and Documentation Support26
6.3 Recommended Operating Conditions4	11.1 Documentation Support26
6.4 Thermal Information4	11.2 Receiving Notification of Documentation Updates. 26
6.5 Electrical Characteristics5	11.3 Support Resources26
6.6 Typical Characteristics7	11.4 Trademarks26
7 Detailed Description13	11.5 Electrostatic Discharge Caution26
7.1 Overview	11.6 Glossary26
7.2 Functional Block Diagram13	12 Mechanical, Packaging, and Orderable
7.3 Feature Description14	Information20
7.4 Device Functional Modes16	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2016) to Revision B (April 2022)	Page
Added Functional Safety information	1
Changed the Power Supply Recommendations section	
Changes from Revision * (April 2016) to Revision A (June 2016)	Page
Changed from product preview to production data	1



5 Pin Configuration and Functions




Figure 5-1. DGK Package 8-Pin VSSOP Top View

Table 5-1. Pin Functions

PIN		1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	VS	Analog	Power supply, 2.7 V to 5.5 V	
2	OUT	Analog output	Output voltage	
3	LIMIT	Analog input	Alert threshold limit input; see the Section 7.3.2 section for details on setting the limit threshold.	
4	GND	Analog	Ground	
5	RESET	Digital input	Transparent or latch mode selection input	
6	ALERT	Digital output	Overlimit alert, active-low, open-drain output	
7	IN-	Analog input	Negative voltage input. Connect to load side of the shunt resistor.	
8	IN+	Analog input	Positive voltage input. Connect to supply side of the shunt resistor.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V _S			6	V
Analog inputs (INL INL)	Differential (V _{IN+}) – (V _{IN} –) ⁽²⁾	-40	40	V
Analog inputs (IN+, IN-)	Common-mode ⁽³⁾	GND - 0.3	40	
Analog input	LIMIT pin	GND - 0.3	$(V_S) + 0.3$	V
Analog output	OUT pin	GND - 0.3	$(V_S) + 0.3$	V
Digital input	RESET pin	GND - 0.3	$(V_S) + 0.3$	V
Digital output	ALERT pin	GND - 0.3	6	V
Operating temperature, T _A	-55	150	°C	
Junction temperature, T _J		150	°C	
Storage temperature, T _{stg}	-65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.
- (3) Input voltage can exceed the voltage shown without causing damage to the device if the current at that pin is limited to 5 mA.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostation	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CM}	Common-mode input voltage		12		V
Vs	Operating supply voltage	2.7	5	5.5	V
T _A	Operating free-air temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA301-Q1	
		DGK (VSSOP)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	161.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	62.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	81.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	80	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

 For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.



6.5 Electrical Characteristics

at $T_A = 25^{\circ}C$, $V_{SENSE} = V_{IN+} - V_{IN-} = 10$ mV, $V_S = 5$ V, $V_{IN+} = 12$ V, and $V_{LIMIT} = 2$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V _{CM}	Common-mode input voltage range		0		36	V
		V _{IN} = V _{IN+} - V _{IN-} , INA301A1-Q1	0		250	
V _{IN}	Differential input voltage range	$V_{IN} = V_{IN+} - V_{IN-}$, INA301A2-Q1	0		100	mV
		$V_{IN} = V_{IN+} - V_{IN-}$, INA301A3-Q1	0		50	
		INA301A1-Q1, V _{IN+} = 0 V to 36 V, T _A = -40°C to +125°C	100	110		
CMR	Common-mode rejection	INA301A2-Q1, V _{IN+} = 0 V to 36 V, T _A = -40°C to +125°C	106	118		dB
		INA301A3-Q1, V _{IN+} = 0 V to 36 V, T _A = -40°C to +125°C	110	120		
		INA301A1-Q1		±25	±125	
Vos	Offset voltage, RTI ⁽¹⁾	INA301A2-Q1		±15	±50	μV
		INA301A3-Q1		±10	±35	
dV _{OS} /dT	Offset voltage drift, RTI ⁽¹⁾	T _A = -40°C to +125°C		0.1	0.5	μV/°C
PSRR	Power-supply rejection ratio	V _S = 2.7 V to 5.5 V, V _{IN+} = 12 V, T _A = -40°C to +125°C		±0.1	±10	μV/V
I _B	Input bias current	I _{B+} , I _{B-}		120		μA
I _{OS}	Input offset current	V _{SENSE} = 0 mV		±0.1		μA
OUTPUT						
		INA301A1-Q1		20		
G	Gain	INA301A2-Q1		50		V/V
		INA301A3-Q1		100		
		INA301A1-Q1, V _{OUT} = 0.5 V to V _S – 0.5 V		±0.03%	±0.1%	
		INA301A2-Q1, $V_{OUT} = 0.5 \text{ V to } V_S - 0.5 \text{ V}$		±0.05%	±0.15%	
	Gain error	INA301A3-Q1, $V_{OUT} = 0.5 \text{ V to } V_S - 0.5 \text{ V}$		±0.11%	±0.2%	
		T _A = -40°C to 125°C		3	10	ppm/°C
	Nonlinearity error	V _{OUT} = 0.5 V to V _S – 0.5 V		±0.01%		
	Maximum capacitive load	No sustained oscillation		500		pF
VOLTAGE	ОИТРИТ					
	Swing to V _S power-supply rail	R_L = 10 kΩ to GND, T_A = -40°C to +125°C		V _S - 0.05	V _S - 0.1	V
	Swing to GND	R_L = 10 kΩ to GND, T_A = -40°C to +125°C		V _{GND} + 20	V _{GND} + 30	mV
FREQUEN	CY RESPONSE					
		INA301A1-Q1		550		
BW	Bandwidth	INA301A2-Q1		500		kHz
		INA301A3-Q1		450		
SR	Slew rate			4		V/µs
NOISE, RT	I (1)					
	Voltage noise density			30		nV/√ Hz




 $at T_A = 25^{\circ}C, \ V_{SENSE} = V_{IN+} - V_{IN-} = 10 \ mV, \ V_S = 5 \ V, \ V_{IN+} = 12 \ V, \ and \ V_{LIMIT} = 2 \ V \ (unless otherwise noted)$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMPAR	RATOR					
	Total alert propagation delay	Input overdrive = 1 mV		0.75	1	
t _p	Slew-rate-limited t _p	V _{OUT} step = 0.5 V to 4.5 V, V _{LIMIT} = 4 V		1	1.5	μs
	limit threehold cutout augment	T _A = 25°C	79.7	80	80.3	
I _{LIMIT}	Limit threshold output current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	79.2		80.8	μA
		INA301A1-Q1		1	3.5	
Vos	Comparator offset voltage	INA301A2-Q1		1	4	mV
		INA301A3-Q1		1.5	4.5	
	Hysteresis	INA301A1-Q1		20		
V_{HYS}		INA301A2-Q1		50		mV
		INA301A3-Q1		100		
V _{IH}	High-level input voltage		1.4		6	V
V _{IL}	Low-level input voltage		0		0.4	V
V _{OL}	Alert low-level output voltage	I _{OL} = 3 mA		70	300	mV
	ALERT pin leakage input current	V _{OH} = 3.3 V		0.1	1	μA
	Digital leakage input current	$0 \le V_{IN} \le V_{S}$		1		μA
POWER	SUPPLY				'	
	Ovices and surrent	V _{SENSE} = 0 mV, T _A = 25°C		500	650	
ΙQ	Quiescent current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			700	μA
		1				


⁽¹⁾ RTI = referred-to-input.




6.6 Typical Characteristics
























7 Detailed Description


7.1 Overview

The INA301-Q1 is a 36-V common-mode, zero-drift topology, current-sensing amplifier that can be used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers are able to accurately measure voltages developed across current-sensing resistors (also known as current-shunt resistors) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 36 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 36-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as $35~\mu V$ with a temperature contribution of only $0.5~\mu V/^{\circ}C$ over the full temperature range of $-40^{\circ}C$ to $+125^{\circ}C$. The low total offset voltage of the INA301-Q1 enables smaller current-sense resistor values to be used, and allows for a more efficient system operation without sacrificing measurement accuracy resulting from the smaller input signal.

The INA301-Q1 uses a single external resistor to allow for a simple method of setting the corresponding current threshold level for the device to use for out-of-range comparison. Combining the precision measurement of the current-sense amplifier and the onboard comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate solution that is capable of fast detection of out-of-range conditions, and allows the system to take corrective actions to prevent potential component or system-wide damage.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Alert Output (ALERT Pin)

The device $\overline{\text{ALERT}}$ pin is an active-low, open-drain output that is designed to be pulled low when the input conditions are detected to be out-of-range. Add a 10-k Ω pullup resistor from $\overline{\text{ALERT}}$ pin to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the V_S supply voltage, but must not exceed 5.5 V.

Figure 7-1 shows the alert output response of the internal comparator. When the output voltage of the amplifier is less than the voltage developed at the LIMIT pin, the comparator output is in the default high state. When the amplifier output voltage exceeds the threshold voltage set at the LIMIT pin, the comparator output becomes active and pulls low. This active low output indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent or out-of-range condition has occurred.




Figure 7-1. Overcurrent Alert Response

7.3.2 Current-Limit Threshold

The INA301-Q1 determines if an overcurrent event is present by comparing the amplified measured voltage developed across the current-sensing resistor to the corresponding signal developed at the LIMIT pin. The threshold voltage for the LIMIT pin is set using a single external resistor, or by connecting an external voltage source to the LIMIT pin.

7.3.2.1 Resistor-Controlled Current Limit

The typical method for setting the limit threshold voltage is to connect a resistor from the LIMIT pin to ground. The value of this resistor, R_{LIMIT} , is chosen in order to create a corresponding voltage at the LIMIT pin equivalent to the output voltage, V_{OUT} , when the maximum desired load current is flowing through the current-sensing resistor. An internal 80- μ A current source is connected to the LIMIT pin to create a corresponding voltage used to compare to the amplifier output voltage, depending on the value of the R_{LIMIT} resistor.

In the equations from Table 7-1, V_{TRIP} represents the overcurrent threshold that the device is programmed to monitor, and V_{LIMIT} is the programmed signal set to detect the V_{TRIP} level.

 PARAMETER
 EQUATION

 V_{TRIP} V_{OUT} at the desired-current trip value
 $I_{LOAD} \times R_{SENSE} \times Gain$
 V_{LIMIT} Threshold limit voltage
 $V_{LIMIT} = V_{TRIP}$
 $I_{LIMIT} \times R_{LIMIT}$ V_{LIMIT} / I_{LIMIT}
 V_{LIMIT} / I_{LIMIT} $V_{LIMIT} / 80 \, \mu A$

Table 7-1. Calculating the Threshold-Limit-Setting Resistor, R_{LIMIT}

7.3.2.1.1 Resistor-Controlled, Current-Limit Example

If the current level indicating an out-of-range condition is present is 20 A, and the current-sense resistor value is 10 m Ω , then the input threshold signal is 200 mV. The INA301A1-Q1 has a gain of 20, therefore, the resulting

output voltage at the 20-A input condition is 4 V. The value for R_{LIMIT} is selected to allow the device to detect to this 20-A threshold, indicating an overcurrent event occurred. When the INA301-Q1 detects this out-of-range condition, the \overline{ALERT} pin asserts and pulls low. For this example, Table 7-2 lists the calculated value of R_{LIMIT} required to detect a 4-V level as 50 k Ω .

Table 7-2. Example of Calculating the Limit Threshold Setting Resistor, R_{LIMIT}

	PARAMETER	EQUATION
V _{TRIP}	V _{OUT} at the desired current trip value	I _{LOAD} × R _{SENSE} x Gain ↓ 20 A x 10 mΩ x 20 V/V = 4 V
V _{LIMIT}	Threshold limit voltage	V _{LIMIT} = V _{TRIP}
LIMIT		I _{LIMIT} × R _{LIMIT}
R _{LIMIT}	Threshold limit-setting resistor value	V _{LIMIT} / I _{LIMIT} ↓ 4 V / 80 μA = 50 kΩ

7.3.2.2 Voltage-Source-Controlled Current Limit

Another method for setting the limit voltage is to connect the LIMIT pin to a programmable digital-to-analog converter (DAC) or other external voltage source. The benefit of this method is the ability to adjust the current-limit threshold to account for different threshold voltages that are used for different system operating conditions. For example, this method can be used in a system that has one current-limit threshold level that must be monitored during a power-up sequence, but different threshold levels that must be monitored during other system operating modes.

In Table 7-3, V_{TRIP} represents the overcurrent threshold that the device is programmed to monitor, and V_{SOURCE} is the programmed signal set to detect the V_{TRIP} level.

Table 7-3. Calculating the Limit Threshold Voltage Source, V_{SOURCE}

	i dibio i di dandarani g di d = i i i i doni di di	TOTAL GO TO THE TOTAL COURCE		
	PARAMETER	EQUATION		
V _{TRIP}	V _{OUT} at the desired current trip value	I _{LOAD} × R _{SENSE} × Gain		
V _{SOURCE}	Threshold limit voltage	V _{SOURCE} = V _{TRIP}		

7.3.3 Hysteresis

The onboard comparator in the INA301-Q1 reduces the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level because of noise. When the output voltage (V_{OUT}) exceeds the voltage developed at the LIMIT pin, the \overline{ALERT} pin is asserted and pulls low. The output voltage must drop below the LIMIT pin threshold voltage by the gain-dependent hysteresis level for the \overline{ALERT} pin to deassert and return to the nominal high state (see Figure 7-2).




Figure 7-2. Typical Comparator Hysteresis



7.4 Device Functional Modes

7.4.1 Alert Mode

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds following an alert when the overcurrent condition is removed.

7.4.1.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, thus allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal rises above the alert threshold, the ALERT output pin is pulled low. As soon as the differential input signal drops below the alert threshold, the output returns to the default high-output state. A common implementation using the device in transparent mode is to connect the ALERT pin to a hardware interrupt input on a microcontroller. As soon as an overcurrent condition is detected and the ALERT pin is pulled low, the hardware interrupt input detects the output-state change, and the microcontroller can begin to make changes to the system operation required to address the overcurrent condition. Under this configuration, the ALERT pin transition from high to low is captured by the microcontroller so that the output can return to the default high state when the overcurrent event is removed.

7.4.1.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the output ALERT pin to detect an overcurrent condition as described in the *Transparent Output Mode* section. A typical example of this application is a system that is only able to poll the ALERT pin state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, the state change of the ALERT pin might be missed when ALERT is pulled low to indicate an out-of-range event, if the out-of-range condition does not appear during one of these periodic polling events. Latch mode is specifically intended to accommodate these applications.

The INA301-Q1 is placed into the corresponding output modes based on the signal connected to RESET (see Table 7-4). The difference between latch mode and transparent mode is how the ALERT pin responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the ALERT pin asserts because of an overcurrent event, the ALERT pin state returns to the default high setting to indicate that the overcurrent event has ended.

Table 7-4. Output Mode Settings

OUTPUT MODE	RESET PIN SETTING
Transparent mode	RESET = low
Latch mode	RESET = high

In latch mode (RESET = high), when an overlimit condition is detected and the \overline{ALERT} pin is pulled low, the \overline{ALERT} pin does not return to the default high state when the differential input signal drops below the alert threshold level. In order to clear the alert, pull the RESET pin low for at least 100 ns. Pulling the RESET pin low allows the \overline{ALERT} pin to return to the default high level, provided that the differential input signal has dropped below the alert threshold. If the input signal is still greater than the threshold limit when the RESET pin is pulled low, the \overline{ALERT} pin remains low. When the alert condition is detected by the system controller, the RESET pin can be set back to high in order to place the device back in latch mode.

The latch and transparent modes represented in Figure 7-3 show that when V_{IN} drops back below the V_{LIMIT} threshold for the first time, the RESET pin is pulled high. With the RESET pin is pulled high, the device is set to latch mode, so that the \overline{ALERT} pin output state does not return high when the input signal drops below the V_{LIMIT} threshold. Only when the RESET pin is pulled low does the \overline{ALERT} pin return to the default high level, thus indicating that the input signal is below the limit threshold. When the input signal drops below the limit threshold for the second time, the RESET pin is already pulled low. The device is set to transparent mode at this point and the \overline{ALERT} pin is pulled back high as soon as the input signal drops below the alert threshold.




Figure 7-3. Transparent Mode vs. Latch Mode

8 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The INA301-Q1 enables easy configuration to detect overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional INA301-Q1 devices and circuitry to create more complex monitoring functional blocks.

8.1.1 Selecting a Current-Sensing Resistor

The INA301-Q1 measures the differential voltage developed across a resistor when current flows through the component in order to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of this device allows for measuring a wide differential input signal range across the current-sensing resistor.

Selecting the value of this current-sensing resistor is primarily based on two factors: the required accuracy of the current measurement, and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger-value, current-sensing resistors inherently improves measurement accuracy.

However, a system design trade-off must be evaluated through the use of larger input signals that improve measurement accuracy. Increasing the current sense resistor value results in an increase in power dissipation across the current-sensing resistor, and also increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application, and the allowable power dissipation of this component.

Low-ohmic-value resistors enable large currents to be accurately monitored with the INA301-Q1. An increasing number of very low-ohmic-value resistors are becoming more widely available, with values of 200 $\mu\Omega$ and less, and power dissipations of up to 5 W.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8.1.1.1 Selecting a Current-Sensing Resistor Example

In this example, the trade-offs involved in selecting a current-sensing resistor are described. This example requires 2.5% accuracy for detecting a 10-A overcurrent event, with only 250 mW of allowable power dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred in order to improve system efficiency. Some initial assumptions are made that are used in this example:

- the limit-setting resistor (R_{LIMIT}) is a 1% component
- the maximum tolerance specification for the internal threshold setting current source (0.5%) is used

Given the total error budget of 2.5%, up to 1% of error is available to be attributed to the measurement error of the device under these conditions.

As shown in Table 8-1, the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m Ω . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error in order to reduce the value of the current-sensing resistor, and reduce the power dissipation further. Selecting a 1.5-m Ω , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% while still remaining within the accuracy region.

Table 8-1. Calculating the Current-Sensing Resistor, R_{SENSE}

	PARAMETER	EQUATION	VALUE	UNIT	
I _{MAX}	Maximum current		10	Α	
P _{D_MAX}	Maximum allowable power dissipation		250	mW	
R _{SENSE_MAX}	Maximum allowable R _{SENSE}	P _{D_MAX} / I _{MAX} ²	2.5	mΩ	
V _{OS}	Offset voltage		150	μV	
V _{OS_ERROR}	Initial offset voltage error	(V _{OS} / (R _{SENSE_MAX} × I _{MAX}) × 100	0.6%		
E _G	Gain error		0.25%		
ERROR _{TOTAL}	Total measurement error	$\sqrt{(V_{OS_ERROR}^2 + E_G^2)}$	0.65%		
	Allowable current threshold accuracy		2.5%		
ERROR _{INITIAL}	Initial threshold error	I _{LIMIT} Tolerance + R _{LIMIT} Tolerance	1.5%		
ERROR _{AVAILABLE}	Maximum allowable measurement error	Maximum Error – ERROR _{INITIAL}	1%		
V _{OS_ERROR_MAX}	Maximum allowable offset error	$\sqrt{(ERROR_{AVAILABLE}^2 - E_G^2)}$	0.97%		
V _{DIFF_MIN}	Minimum differential voltage	V _{OS} / V _{OS_ERROR_MAX (1%)}	15	mV	
R _{SENSE_MIN}	Minimum sense resistor value	V _{DIFF_MIN} / I _{MAX}	1.5	mΩ	
P _{D_MIN}	Minimum power dissipation	R _{SENSE_MIN} × I _{MAX} ²	150	mW	

8.1.2 Input Filtering

External system noise can significantly affect the ability of a comparator to accurately measure and detect whether input signals exceed the reference threshold levels and reliably indicate overrange conditions. The most obvious effect that external noise has on the operation of a comparator is to cause a false-alert condition. If a comparator detects a large noise transient coupled into the signal, the device can easily interpret this transient as an overrange condition.

External filtering helps reduce the amount of noise that reaches the comparator, and thus reduce the likelihood of a false alert from occurring. The tradeoff to adding this noise filter is that the alert response time is increased because of the input signal being filtered along with the noise. Figure 8-1 shows the implementation of an input filter for the device.




Figure 8-1. Input Filter

Limiting the input resistance this filter is important because this resistance can have a significant affect on the input signal that reaches the device input pins because of the device input bias currents. A typical system implementation involves placing the current-sensing resistor very near the device so that the traces are very short and the trace impedance is very small. This layout helps reduce the ability of coupling additional noise into the measurement. Under these conditions, the characteristics of the input bias currents have minimal affect on device performance.

As illustrated in Figure 8-2, the input bias currents increase in opposite directions when the differential input voltage increases. This increase results from a device design that allows common-mode input voltages to far exceed the device supply voltage range. With input filter resistors now placed in series with these unequal input bias currents, there are unequal voltage drops developed across these input resistors. The difference between these two voltage drops appears as an added signal that, in this case, subtracts from the voltage developed across the current-sensing resistor, thus reducing the signal that reaches the device input pins. Smaller-value input resistors reduce this effect of signal attenuation to allow for a more accurate measurement.




Figure 8-2. Input Bias Current vs. Differential Input Voltage

For example, with a differential voltage of 10 mV developed across a current-sensing resistor and using $20-\Omega$ resistors, the differential signal that actually reaches the device is 9.85 mV. A measurement error of 1.5% is created as a result of these external input filter resistors. Use $10-\Omega$ input filter resistors instead of the $20-\Omega$ resistors to reduce this added error from 1.5% down to 0.75%.

8.1.3 INA301-Q1 Operation With Common-Mode Voltage Transients Greater Than 36 V

With a small amount of additional circuitry, the INA301-Q1 can be used in circuits subject to transients greater than 36 V. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transzorbs*). Any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode, as shown in Figure 8-3. Keep these resistors as small as possible; preferably, $10~\Omega$ or less. Larger values can be used, but with an additional induced error resulting from less signal reaching the device input pins. Because this circuit limits only short-term transients, many applications are satisfied with a $10-\Omega$ resistor along with conventional Zener diodes of the lowest power rating available. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




Figure 8-3. Transient Protection



8.2 Typical Application

Although this device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA301-Q1 can be used to create a bidirectional monitor (see Figure 8-4).




Figure 8-4. Bidirectional Application

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-2 as the input parameters.

Table 8-2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE							
Supply voltage	3.3 V							
Common-mode voltage	12 V							
Voltage gain	100 V/V							
Sense resistance	5 mΩ							
Source-current swing	-2 A to +2 A							
Voltage trip points	-1 A and +1 A							

Submit Document Feedback

8.2.2 Detailed Design Procedure

First, reverse the input pins of the second INA301-Q1 across the current-sensing resistor. The second device is now able to detect current flowing in the other direction relative to the first device.

Then, select limit resistors to set the voltage trip points by using the equations in Table 7-1. For this application example, these equations give a value of $6.25 \text{ k}\Omega$ for both limit resistors.

Connect the outputs of each device to an AND gate in order to detect if either of the limit threshold levels are exceeded. Table 8-3shows that the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that either the positive overcurrent limit or the negative overcurrent limit are surpassed.

Table 8-3. Bidirectional Overcurrent Output Status

OCP STATUS	OUTPUT
OCP+	0
OCP-	0
No OCP	1

8.2.3 Application Curve

Figure 8-5 shows two INA301-Q1 devices being used in a bidirectional configuration and an output control circuit to detect if one of the two alerts is exceeded.




Figure 8-5. Bidirectional Application Curve

9 Power Supply Recommendations

The device input circuitry accurately measures signals on common-mode voltages beyond the power-supply voltage, V_S . For example, the voltage applied to the VS power-supply pin can be 5 V, whereas the load power-supply voltage being monitored (V_{CM}) can be as high as 36 V. At power up, for applications where the common-mode voltage (V_{CM}) slew rate is greater than 6 V/µs with a final common-mode voltage greater than 20 V, TI recommends that the V_S supply be present before V_{CM} . If the use case requires V_{CM} to be present before V_S with V_{CM} under these same slewing conditions, then a 331- Ω resistor must be added between the V_S supply and the V_S pin bypass capacitor.

Power-supply bypass capacitors are required for stability and must be placed as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 µF. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

During slow power-up events, current flow through the sense resistor or voltage applied to the REF pin can result in the output voltage momentarily exceeding the voltage at the LIMITx pins, resulting in an erroneous indication of an out-of-range event on the ALERTx output. When powering the device with a slow ramping power rail where an input signal is already present, all alert indications should be disregarded until the supply voltage has reached the final value.

10 Layout

10.1 Layout Guidelines


- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The
 recommended value of this bypass capacitor is 0.1 µF. Add more decoupling capacitance to compensate
 for noisy or high-impedance power supplies.
- Connect R_{LIMIT} to the ground pin as directly as possible to limit additional capacitance on this node. If
 possible, route this connection to the same plane in order to avoid vias to internal planes. If the connection
 cannot be routed on the same plane and must pass through vias, make sure that a path is routed from R_{LIMIT}
 back to the ground pin, and that R_{LIMIT} is not simply connected directly to a ground plane.
- Pull up the open-drain output pin to the supply voltage rail through a 10-kΩ pullup resistor.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Connect the limit resistor directly to the GND pin.

Figure 10-1. Recommended Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

INA301EVM User Guide (SBOU154)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 21-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA301A1QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	(6) NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGG6	Samples
INA301A1QDGKTQ1	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGG6	Samples
INA301A2QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGK6	Samples
INA301A2QDGKTQ1	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGK6	Samples
INA301A3QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGJ6	Samples
INA301A3QDGKTQ1	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGJ6	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 21-Jan-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA301-Q1:

Catalog: INA301


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

www.ti.com 21-Jan-2022

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA301A1QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A1QDGKTQ1	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A2QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A2QDGKTQ1	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A3QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A3QDGKTQ1	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 21-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA301A1QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA301A1QDGKTQ1	VSSOP	DGK	8	250	366.0	364.0	50.0
INA301A2QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA301A2QDGKTQ1	VSSOP	DGK	8	250	366.0	364.0	50.0
INA301A3QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA301A3QDGKTQ1	VSSOP	DGK	8	250	366.0	364.0	50.0



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated