





TEXAS INSTRUMENTS

THVD4421 SLLSFS0 – APRIL 2024

# THVD4421 Multiprotocol (RS-232, RS-422, RS485) Transceiver with Integrated 120Ω Switchable Termination Resistor and IEC-ESD protection

## **1** Features

- Meets or exceeds the requirements of the TIA/ EIA-485A and TIA/EIA-232F standards
- 2 transmitters, 2 receivers for RS-232
- 1 transmitter, 1 receiver for RS-485
- On-chip switchable  $120\Omega$  termination resistor for RS-485 mode
- Integrated charge-pump for RS-232 signaling
- 3V to 5.5V supply voltage
- 1.65V to 5.5V supply for logic data and control signals
- RS-485 differential output exceeds 2.1V for PROFIBUS compatibility with 5V supply
- Large output swing (typical ± 9V) for RS-232 mode
- SLR Pin Selectable Data Rates:
  - RS-232 3T5R mode: 250kbps and 1Mbps
  - RS-485 half-duplex and full-duplex mode: 500kbps and 20Mbps
- Bus I/O protection
  - ±16kV HBM ESD
  - ±8kV IEC 61000-4-2 contact and ±15kV air-gap discharge
  - ±4kV IEC 61000-4-4 fast transient burst
- Diagnostic loopback for both RS-232 mode
- Shutdown pin for extremely low current consumption (10µA typical) in disabled state
- Glitch-free power-up and down for hot plug-in capability
- 1/8 unit load (up to 256 bus nodes) for RS-485
- Open, short, and idle bus failsafe for RS-485
   receiver
- Bus short-circuit protection, thermal shutdown
- Extended ambient temperature range: -40°C to 125°C
- Space-saving thermally efficient 5mm x 5mm VQFN-32 package

## 2 Applications

- Industrial PC
- Factory automation and control
- HVAC systems
- · Building automation
- Point-of-sale terminals
- Grid infrastructure
- Industrial transport

## **3 Description**

THVD4421 is a highly integrated and robust multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layers. The device has two transmitters and two receivers to enable 2T2R RS-232 port. The device also integrates one transmitter and one receiver to enable half and full duplex RS-485 port. MODE selection pins enable shared bus and logic pins for the protocols to share a common single connector. Integrated termination for RS-485 bus pins and for RS-232 receiver inputs is provided so no external components are needed to realize a fully-functional communication port. These devices have slew rate select feature that enables them to be used at two maximum speeds based on the SLR pin setting.


These devices feature integrated Level 4 IEC ESD protection, eliminating the need for external systemlevel protection components. Diagnostic loopback mode for RS-232 is provided to check for logic to bus and bus to logic path functional integrity and check for cable or connector shorts. In addition, the RS-485 receiver fail-safe feature drives logic high on received logic output when the bus inputs are open or shorted together or when the bus is idle. Shutdown mode consumes ultra-low current (10 $\mu$ A typical) suited for power-sensitive applications. The device needs 3V to 5.5V supply that powers the charge pump for RS-232 and the drivers and receivers for both RS-232 and RS-485. A separate logic supply V<sub>IO</sub> (1.65V to 5.5V) enables interface with low level microcontrollers.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
THVD4421	VQFN (32)	5mm × 5mm

(1) For more information, see Section 11.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



### **THVD4421 Simplified Schematic**




## **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications5
5.1 Absolute Maximum Ratings5
5.2 ESD Ratings5
5.3 ESD Ratings [IEC]5
5.4 Recommended Operating Conditions
5.5 Thermal Information6
5.6 Power Dissipation6
5.7 Electrical Characteristics7
5.8 Switching Characteristics_RS-485_500kbps10
5.9 Switching Characteristics_RS-485_20Mbps10
5.10 Switching Characteristics, Driver_RS232 11
5.11 Switching Characteristics, Receiver_RS23211
5.12 Switching Characteristics_MODE switching
5.13 Switching Characteristics_RS-485_Termination
resistor13
5.14 Switching Characteristics_Loopback mode
5.15 Typical Characteristics14

arameter Measurement Information	.17
etailed Description	.23
.1 Overview	
.2 Functional Block Diagrams	23
.3 Feature Description	
.4 Device Functional Modes	
pplication and Implementation	
1 Application Information	
.2 Typical Application	
.3 Power Supply Recommendations	
.4 Layout	
evice and Documentation Support	
.1 Device Support	
.2 Receiving Notification of Documentation Updates	
.3 Support Resources	
.4 Trademarks	
.5 Electrostatic Discharge Caution	
.6 Glossary	
Revision History	
Mechanical, Packaging, and Orderable	
nformation	41



## **4** Pin Configuration and Functions



#### Figure 4-1. THVD4421 32-Pin VQFN Package (RHB) Top View

### Table 4-1. Pin Functions

NAME	NO.	ТҮРЕ	DESCRIPTION
V <sub>CC</sub>	1	Р	3V to 5.5V supply voltage
L1	2	0	Logic output
L2	3	0	Logic output (RS-232/RS-485)
L3	4	1	Logic input (RS-232/RS-485)
L4	5	I	Logic input
NC	6		Not connected internally. Can be left open or Grounded on PCB.
V <sub>CC</sub>	7	Р	3V to 5.5V supply voltage
GND <sup>(1)</sup>	8	G	Ground
SLR	9	1	Slew rate control, internal pull-down. SLR=H enables slow speed (250kbps for RS-232, 500kbps for RS-485)
DIR	10	I	RS-485 TX/RX enable/disable. Internal pull-down
MODE0	11	1	
MODE1	12	I	MODE control pins
V <sub>IO</sub>	13	Р	1.65V to 5.5V logic supply voltage
TERM_TX	14	I	$120\Omega$ Termination enable/disable across R1/R2 terminals. Internal Pull down
TERM_RX	15	1	120 $\Omega$ Termination enable/disable across R3/R4 terminals. Internal Pull down
SHDN	16	I	Device enable/disable. Internal pull-down
V <sub>CC</sub>	17	Р	3V to 5.5V supply voltage

Copyright © 2024 Texas Instruments Incorporated





			Table 4-1. Pin Functions (continued)	
NAME	NO.	TYPE	DESCRIPTION	
R4	18	I/O	RS-232 driver output or RS-485 inverting receiver input (B)	
R3	19	I/O	RS-232 driver output or RS-485 non-inverting receiver input (A)	
GND <sup>(1)</sup>	20, 21	G	Ground	
NC	22		Not connected internally. Can be left open or Grounded on PCB.	
R2	23	I/O	RS-232 receiver input or RS-485 bus pin (Y or A)	
R1	24	I/O	RS-232 receiver input or RS-485 bus pin (Z or B)	
V <sub>CC</sub>	25	Р	3V to 5.5V supply voltage	
V-	26		Negative charge pump rail	
C2-	27		Negative terminal of charge pump capacitor	
C1-	28		Negative terminal of charge pump capacitor	
C1+	29		Positive terminal of charge pump capacitor	
V <sub>CC</sub>	30	Р	3V to 5.5V supply voltage	
C2+	31		Positive terminal of charge pump capacitor	
V+	32		Positive charge pump rail	

(1) GND pins 8, 20, 21 all must be grounded on PCB.



## **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Bus supply voltage	V <sub>CC</sub> to GND	-0.5	6	V
Logic supply voltage	V <sub>IO</sub> to GND	-0.5	V <sub>CC</sub> + 0.2	V
Charge pump positive-output supply voltage	V+ to GND	-0.3	14	V
Charge pump negative-output supply voltage	V- to GND	0.3	-14	V
Charge pump capacitor terminals	C1+ to GND	V <sub>CC</sub> - 0.3	V+	V
Charge pump capacitor terminals	C2+ to GND	-0.3	V+	V
Charge pump capacitor terminals	C1- to GND	-0.3	V <sub>CC</sub>	V
Charge pump capacitor terminals	C2- to GND	V-	-0.3	V
Bus voltage	Voltage at any bus pin (R1, R2, R3, R4) with respect to GND	-16	16	V
Differential bus voltage	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination disabled	-22	22	V
Differential bus voltage RS485 mode	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination enabled	-6	6	V
Input voltage	Range at any logic pin (L3, L4, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, DIR)	-0.3	V <sub>IO</sub> + 0.2	V
Receiver output current	I <sub>O</sub> (L1, L2)	-8	8	mA
Storage temperature	T <sub>stg</sub>	-65	150	°C
Junction temperature	TJ	-40	170	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/	Bus terminals (R1, R2, R3, R4) and GND	±16,000	v
V <sub>(ESD)</sub>	Electrostatic discharge	JEDEC JS-001 <sup>(1)</sup>	All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1,500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 ESD Ratings [IEC]

				VALUE	UNIT
	Electrostatic discharge, Device	Contact discharge, per IEC 61000-4-2		±8,000	
V <sub>(ESD)</sub>	in powered or unpowered state, In powered condition- either shutdown or RS232 or RS485 mode, on chip termination ON or OFF, loopback ON or OFF	Air-gap discharge, per IEC 61000-4-2	Bus terminals (R1, R2, R3, R4) and GND	±15,000	V
V <sub>(EFT)</sub>	Electrical fast transient in RS485 HD or FD mode	Per IEC 61000-4-4	Bus terminals (R1, R2, R3, R4)	±4,000	V



## **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	5.5	V
V <sub>IO</sub>	I/O supply voltage		1.65	V <sub>CC</sub>	V
V <sub>I (RS-485)</sub>	Input voltage at any bus terminal (I	R1, R2, R3, R4) in RS-485 mode <sup>(1)</sup>	-7	12	V
V <sub>ID</sub>	Differential input voltage in RS-485 R3) ]	mode [ (R1-R2) or (R2-R1), (R3-R4) or (R4-	-12	12	V
V <sub>I (RS-232)</sub>	Receiver input voltage in RS-232 n	node	-15	15	V
V <sub>IH</sub>	High-level input voltage (L3, L4, SI MODE1, DIR inputs)	.R, SHDN, TERM_TX, TERM_RX, MODE0,	0.7*V <sub>IO</sub>	V <sub>IO</sub>	V
V <sub>IL</sub>	Low-level input voltage (L3, L4, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, DIR inputs)		0	0.3*V <sub>IO</sub>	V
I <sub>O</sub>	Output current, driver in RS-485 mode		-60	60	mA
I <sub>OR</sub>	Output current, receiver	V <sub>IO</sub> = 1.8 V or 2.5 V	-2	2	mA
I <sub>OR</sub>	Output current, receiver	V <sub>IO</sub> = 3.3 V or 5 V	-4	4	mA
RL	Differential load resistance in RS-4	85 mode	54	60	Ω
	Signaling rate in RS-485 mode	SLR = V <sub>IO</sub>		500	kbps
1/+	Signaling rate in RS-465 mode	SLR = GND or floating		20	Mbps
1/t <sub>UI</sub>	Signaling rate in BS 222 mode	SLR = V <sub>IO</sub>		250	kbps
	Signaling rate in RS-232 mode	SLR = GND or floating		1	Mbps
1/t <sub>UI (loopback)</sub>	Signaling rate in RS-232 loopback	mode		1	Mbps
T <sub>A</sub> <sup>(2)</sup>	Operating ambient temperature		-40	125	°C

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
 Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver and receiver when the junction temperature reaches 170°C.

### 5.5 Thermal Information

		THVD4421	
	THERMAL METRIC <sup>(1)</sup>	RHB (QFN)	UNIT
		32 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	22.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	11.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	11.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	°C/W

(1) For more information about traditional and new thermal metrics, see the yes application report.

## 5.6 Power Dissipation

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
	Driver outputs externally shorted to	Unterminated, TERM_TX = L,	SLR = H	500 kbps	160	200	
P <sub>D (RS-485)</sub>	receiver inputs, MODE1, MODE0 = 11, DIR = $V_{IQ}$ ,	TERM_RX = L	SLR = L	20Mbps	390	450	mW
· D (RS-465)	$V_{IO} = V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 125 \text{ °C},$	TERM RX = TERM TX = VIO	SLR = H	500 kbps	430	500	mW
	L3 = square wave 50% duty		SLR = L	20Mbps	500	575	IIIVV



## 5.6 Power Dissipation (continued)

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
D	RS-232 mode with MODE1, MODE0 =	$V_{CC}$ = $V_{IO}$ = 5.5V, R3, R4 bus lines loaded with 3 k $\Omega$ , R3 load cap = 1000 pF, L3 toggling	SLR = L	1 Mbps	310	490	mW
P <sub>D (RS-232)</sub>	01	$\label{eq:V_CC} \begin{array}{l} V_{CC} = V_{IO} = 5.5V, \mbox{ R3}, \mbox{ R4 bus lines} \\ \mbox{loaded with 3 } k\Omega, \mbox{ R3 load cap} = 2500 \\ \mbox{pF, L3 toggling} \end{array}$	SLR = H	250 kbps	180	200	mW

## **5.7 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver_R	S-485						
		$R_L$ = 60 $\Omega$ , -7 V ≤ $V_{test}$ ≤ 12 V (See Figure 6-1 )		1.5	2		V
		$R_L$ = 60 Ω, -7 V ≤ V <sub>test</sub> ≤ 12 V, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V (S	ee Figure 6-1)	2.1	3		V
V <sub>OD</sub>	Driver differential output voltage magnitude	$R_L = 100 \Omega$ (See Figure 6-2 )		2	2.5		V
		$R_L$ = 54 Ω, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V (See Figure 6-2 )		2.1	3.3		V
		$R_L = 54 \Omega$ (See Figure 6-2 )		1.5	3.3		V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage	$R_L$ = 54 Ω or 100 Ω (See Figure 6-2 )		-50		50	mV
V <sub>OC</sub>	Common-mode output voltage	$R_L$ = 54 Ω or 100 Ω (See Figure 6-2 )			V <sub>CC</sub> /2	3	V
ΔV <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage	R <sub>L</sub> = 54 Ω or 100 Ω (See Figure 6-2 )		-50		50	mV
I <sub>OS</sub>	Short-circuit output current (bus terminals)	DIR = $V_{10}$ , -7 V ≤ ( $V_{R2}$ or $V_{R1}$ ) ≤ 12 V, or R1 shorted t	o R2	-250		250	mA
1	Driver High impedance output leakage current on	MODE1, MODE0 = 11, TERM_TX = GND, DIR = GN $V_0$ = -7V, +12V				125	μA
I <sub>OZD</sub>	R1 and R2 in Full duplex mode	MODE1, MODE0 = 11, TERM_TX = V <sub>IO</sub> , DIR = GND, +12V	, V <sub>CC</sub> = 5.5V, V <sub>O</sub> = -7V,	- 325		350	μA
Receiver_	RS-485					I	
I,	Bus input current (termination disabled)	Half and full duplex modes, DIR = 0 V, $V_{CC}$ and $V_{IO}$ = 0 V or 5.5 V	$V_{I} = 12 V$ $V_{I} = -7 V$	-125	75 70	125	μA μA
I <sub>RXT</sub>	Receiver bus input leakage current with termination enabled	Full duplex mode, V <sub>CC</sub> and V <sub>IO</sub> = 5.5 V, TERM_RX = V <sub>IO</sub>		-325		325	μΑ
V <sub>TH+</sub>	Positive-going input threshold voltage <sup>(1)</sup>				- 70	- 40	mV
V <sub>TH-</sub>	Negative-going input threshold voltage <sup>(1)</sup>	Over common-mode range of - 7 V to 12 V		-200	-150		mV
V <sub>HYS</sub>	Input hysteresis	-		25	80		mV
C <sub>A,B</sub>	Input differential capacitance	Measured between R3 and R4, f = 1 MHz			45		pF
V <sub>OH</sub>	Output high voltage, L2 pin	$I_{OH}$ = -4 mA, $V_{IO}$ = 3 to 3.6 V or 4.5 V to 5.5 V		V <sub>IO</sub> – 0.4	V <sub>IO</sub> - 0.2		V
V <sub>OL</sub>	Output low voltage, L2 pin	$I_{OL}$ = 4 mA, $V_{IO}$ = 3 to 3.6 V or 4.5 V to 5.5 V			0.2	0.4	V
V <sub>OH</sub>	Output high voltage, L2 pin	$I_{OH}$ = –2 mA, $V_{IO}$ = 1.65 to 1.95 V or 2.25 V to 2.75 V		V <sub>IO</sub> - 0.4	V <sub>IO</sub> - 0.2		V
V <sub>OL</sub>	Output low voltage, L2 pin	$I_{OL}$ = 2 mA, $V_{IO}$ = 1.65 to 1.95 V or 2.25 V to 2.75 V			0.2	0.4	V
l <sub>oz</sub>	Output high-impedance current, L2 pin	$V_{O} = 0 V \text{ or } V_{IO}, \text{ DIR} = \text{VIO}, \text{ MODE1}, \text{ MODE0} = 10 \text{ (hz)}$	alf duplex mode)	-2		2	μA
Driver_R	S-232					I	
V <sub>OH</sub>	High-level output voltage	All DOUT (R3, R4) at R <sub>L</sub> = 3 k $\Omega$ to GND, DIN (L3, L4) 3.6 V	) = GND; V <sub>CC</sub> = 3 V to	5	5.5	7	V
V <sub>OL</sub>	Low-level output voltage	All DOUT (R3, R4) at R <sub>L</sub> = 3 k $\Omega$ to GND, DIN (L3, L4) 3.6 V	) = V <sub>IO</sub> ; V <sub>CC</sub> = 3 V to	-7	-5.5	-5	V

## 5.7 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TE	EST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	All DOUT (R3, R4) at R <sub>L</sub> = 3 k to 5.5 V	Ω to GND, DIN (L3, L4)	= GND; V <sub>CC</sub> = 4.5 V	7.8	9	11	V
/ <sub>OL</sub>	Low-level output voltage	All DOUT (R3, R4) at R <sub>L</sub> = 3 k 5.5 V	Ω to GND, DIN (L3, L4)	= $V_{IO}$ ; $V_{CC}$ = 4.5 V to	-11	-9	-7.7	V
	Short-circuit output current	V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0 V			±35	±60	mA
OS	(2)	V <sub>CC</sub> = 5.5 V	V <sub>O</sub> = 0 V		]	±35	ŦOO	ШA
0	Output resistance on R3, R4	$V_{\rm CC}$ = 0 V, V_+ = 0 V, and V_ = 0 V	V <sub>0</sub> = ±2 V		300	10M		Ω
off	Output leakage current on R3, R4	SHDN = GND	$V_{O} = \pm 12 V$ $V_{O} = \pm 10 V$	$V_{CC}$ = 3 to 3.6 V $V_{CC}$ = 4.5 to 5.5 V			±125 ±125	μA μA
Receiver	RS-232		0	00			_	
		$I_{OH} = -4 \text{ mA}, V_{IO} = 3 \text{ to } 3.6 \text{ V}$	or 4.5 V to 5.5 V		Vio - 0.5	V <sub>IO</sub> – 0.2		V
/ <sub>ОН</sub>	High-level output voltage L1/L2	$I_{OH} = -2 \text{ mA}, V_{IO} = 1.65 \text{ to } 1.9$				V <sub>IO</sub> – 0.2		V
	Low-level output	I <sub>OL</sub> = 4 mA, V <sub>IO</sub> = 3 to 3.6 V or	4.5 V to 5.5 V				0.4	V
/ <sub>OL</sub>	voltage L1/L2	$I_{OL} = 2 \text{ mA}, V_{IO} = 1.65 \text{ to } 1.95$				· · · · ·	0.4	V
	Positive-going input	$V_{\rm CC} = 3.3 \text{ V}$				1.6	2.4	v
V <sub>IT+</sub>	threshold voltage on RS-232 receiver inputs (R1, R2)	V <sub>CC</sub> = 5 V					2.4	V
	Negative-going input	V <sub>CC</sub> = 3.3 V			0.6	1.1		V
/ <sub>IT-</sub>	threshold voltage on RS-232 receiver inputs (R1, R2)	V <sub>CC</sub> = 5 V			0.8	1.4		V
/ <sub>hys</sub>	Input hysteresis on receiver inputs $(V_{IT+} - V_{IT-})$				0.4	0.5		V
off	Output leakage current on receiver output pins L1/L2	SHDN = 0 V				±0.05	±10	μΑ
Ĩ	Input resistance on receiver input pins	-15 V ≤ V <sub>I</sub> ≤ 15 V			3	5	7	kΩ
Thermal P	Protection							
T <sub>SHDN</sub>	Thermal shutdown threshold	Temperature rising			150	170		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis					15		°C
Supply								
JV <sub>VCC</sub> rising)	Rising under-voltage threshold on $V_{CC}$					2.5	2.7	V
JV <sub>VCC</sub> falling)	Falling under-voltage threshold on $V_{CC}$				1.9	2.1		V
JV <sub>VCC(hys</sub>	Hysteresis on under-voltage of $V_{CC}$				100	400		mV
JV <sub>VIO</sub> rising)	Rising under-voltage threshold on $\rm V_{\rm IO}$					1.5	1.6	V
JV <sub>VIO</sub> falling)	Falling under-voltage threshold on V <sub>IO</sub>				1.2	1.4		V
JV <sub>VIO(hys)</sub>	Hysteresis on under-voltage of $V_{\text{IO}}$				85	100		mV
		$V_{CC}$ = 4.5 V to 5.5 V, SHDN = load on bus, $T_A \le 125 \degree C$	GND, all other logic inp	ut pins floating, no		5	20	μA
CC_SHDN	Supply current in shutdown	$V_{CC}$ = 3 V to 3.6 V, SHDN = G on bus, T <sub>A</sub> ≤ 125 °C	ND, all other logic input	pins floating, no load		3	15	μA
CC_SHDN	mode	$V_{CC}$ = 4.5 V to 5.5 V, SHDN = load on bus, $T_A \le 105 \text{ °C}$				5	15	μA
		$V_{CC}$ = 3 V to 3.6 V, SHDN = G on bus, T <sub>A</sub> ≤ 105 °C	ND, all other logic input	pins floating, no load		3	10	μA



## 5.7 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
IIO_SHDN	Logic supply current in shutdown mode	V <sub>IO</sub> = 1.65 V to 5.5 V, SHDN = GND, all other logic inp	out pins floating			2	μA
	Supply current (quiescent),	Driver and receiver enabled, DIR = V <sub>IO</sub> , MODE1, MODE0 = 11 (Full duplex)	No load		1.7	3.4	mA
I <sub>CC_485</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V TERM_RX, TERM_TX= Floating or low, SLR = X	Driver enabled, receiver disabled, DIR = V <sub>IO</sub> , MODE1, MODE0 = 10 (Half duplex)	No load		1.3	2.8	mA
		Driver disabled, receiver enabled, DIR = GND, MODE1, MODE0 = 10 (Half duplex)	No load		0.8	1.5	mA
	Supply current (quiescent),	Driver and receiver enabled, DIR = V <sub>IO</sub> , MODE1, MODE0 = 11 (Full duplex)	No load		1.5	2.8	mA
I <sub>CC_485</sub>	V <sub>CC</sub> = 3 V to 3.6 V TERM_RX, TERM_TX=	Driver enabled, receiver disabled, DIR = V <sub>IO</sub> , MODE1, MODE0 = 10 (Half duplex)	No load		1	2.3	mA
Floating or low, SLR = X	Driver disabled, receiver enabled, DIR = GND, MODE1, MODE0 = 10 (Half duplex)	No load		0.7	1.3	mA	
	Logic supply current (quiescent), $V_{IO}$ = 3 to 3.6	Driver disabled, Receiver enabled, SLR = GND, DIR = GND; MODE1, MODE0 = 10 (half duplex)	No load		7	17	μA
I <sub>IO_485</sub>	V TERM_RX, TERM_TX= Floating	Driver disabled, Receiver enabled, SLR = V <sub>IO</sub> ; DIR = GND; MODE1, MODE0 = 10 (half duplex)	No load		8	21	μA
I <sub>CCDT_485</sub>	Supply current in RS-485 driver termination mode	Driver enabled with termination ON; MODE1, MODE0 = 11 (full duplex)	DIR= V <sub>IO</sub> , TERM_TX = V <sub>IO</sub>		38	50	mA
I <sub>CCRT_485</sub>	Supply current in RS-485 receiver termination mode	Receiver enabled with termination ON; MODE1, MODE0 = 11 (full duplex)	DIR = GND, TERM_RX = V <sub>IO</sub>		1	1.5	mA
I <sub>CC_RS232</sub>	Supply current in RS-232 mode	MODE1, MODE0 = 01, SHDN = V <sub>IO</sub> ; other logic inputs floating	No load		3.2	4	mA
I <sub>CC_RS232</sub> _LB	Supply current in RS-232 loopback mode	MODE1 = 0, MODE0 = 0; L3 = L4 = static logic high, -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C	No extra load on RS-232 drivers or on logic output		12	14	mA
On-Chip te	ermination resistor_RS-485		1				
R <sub>TERM_TX</sub>	120 Ω termination across Driver output R1/R2 terminals	$\begin{array}{l} \text{MODE1, MODE0 = 11 (Full duplex) or 10 (half duplex)} \\ \text{TERM_TX = V_{IO}, V_{R2R1} = 2 V, V_{R1} = -7 V, 0 V, 10 V, S \end{array}$	;); DIR = GND, See Figure 6-9	102	120	138	Ω
R <sub>TERM_RX</sub>	120 Ω termination across receiver output R3/R4 terminals	MODE1, MODE0 = 11 (Full duplex); TERM_RX = V <sub>IO</sub> V, 0 V, 10 V, See Figure 6-9	, V <sub>R3R4</sub> = 2 V, V <sub>R4</sub> = -7	102	120	138	Ω
Logic							
I <sub>IN</sub>	Input current (L3, L4, DIR, SHDN, SLR, TERM_TX, TERM_RX, MODE1, MODE0)	$1.65 \text{ V} \le \text{V}_{\text{IO}} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{IO}}$		-20		5	μA
V <sub>IT+(IN)</sub>	Rising threshold: logic inputs				0.6*V <sub>IO</sub>	0.7*V <sub>IO</sub>	V
V <sub>IT-(IN)</sub>	Falling threshold: logic inputs	.65 V ≤ V <sub>IO</sub> ≤ 5.5 V		0.3*V <sub>IO</sub>	0.4*V <sub>IO</sub>		V
V <sub>IN(HYS)</sub>	Input threshold: logic inputs	1		0.1*V <sub>IO</sub>	0.2*V <sub>IO</sub>		V

(1) Under any specific conditions,  $V_{TH+}$  is assured to be at least  $V_{HYS}$  higher than  $V_{TH-}$ .

(2) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.



## 5.8 Switching Characteristics\_RS-485\_500kbps

500-kbps (with SLR = V<sub>IO</sub>) over recommended operating conditions. All typical values are at 25°C and supply voltage of V<sub>CC</sub> = 5 V, V<sub>IO</sub> = 3.3 V, unless otherwise noted. <sup>(1)</sup>

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Driver			L			I	
	Differential output rise/fall time		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V	210	300	600	ns
t <sub>r</sub> , t <sub>f</sub>	Diferential output rise/fair time		$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	250	300	600	ns
	Dranagation delay	R <sub>L</sub> = 54 Ω, C <sub>L</sub> = 50 pF	V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V		250	450	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	See Figure 6-3	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V		250	450	ns
			V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V		2	15	ns
t <sub>SK(P)</sub>	K(P) Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V		2	15	ns	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time		See Figure 6-4		80	150	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	MODE1, MODE0 = 11 (full duplex): receiver enabled	- and Figure 6-5		200	650	ns
Receiver						I	
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				13	20	ns
<sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See Figure 6-6		700	1200	ns
SK(P)	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>				10	45	ns
<sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time in half duplex mode				30	80	ns
PZH(1)	Enchle time in helf durley mede	MODE1, MODE0 = 10, TERM_TX = V <sub>IO</sub>	See Figure 6-7		60	155	ns
PZL(1)	Enable time in half duplex mode	•10			450	1250	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE1, MODE0 = 11	See Figure 6-8		7	16	μs

(1) A, B are RX input, Y/Z are driver output terminals in Full duplex mode

## 5.9 Switching Characteristics\_RS-485\_20Mbps

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V. <sup>(1)</sup>

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
Driver							
	Differential entruit rice/fell time		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V	5	10	15	ns
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fall time		$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	5	10	15	ns
	Dranagation dalay	R <sub>L</sub> = 54 Ω, C <sub>L</sub> = 50 pF	V <sub>IO</sub> = 1.65 V to 1.95V	14	25	58	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	See Figure 6-3	V <sub>IO</sub> = 3 V to 3.6 V	9	20	46	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V		1	3.5	ns
			$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V		1	3.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	MODE1, MODE0 = 10 (half duplex) or 11 (full duplex)	See Figure 6-4		11	65	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	MODE1, MODE0 = 11 (full duplex): receiver enabled	and Figure 6-5		8	80	ns
Receiver		-					
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				5	10	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See Figure 6-6		40	70	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>					10	ns



## 5.9 Switching Characteristics\_RS-485\_20Mbps (continued)

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of V<sub>CC</sub> = 5  $V, V_{IO} = 3.3 V.$  (1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time in half duplex mode	MODE1, MODE0 = 10, TERM_TX			20	80	ns
t <sub>PZH(1)</sub> , t <sub>PZL(1)</sub>	Enable time in half duplex mode	$V_{IO}$	See Figure 6-7		50	160	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE1, MODE0 = 11	See Figure 6-8		4	15	μs

(1) A, B are RX input, Y/Z are driver output terminals in Full duplex mode.

## 5.10 Switching Characteristics, Driver\_RS232

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
250 kbp	)S						
	Maximum data rate	$R_L = 3 k\Omega$ One DOUT switching	C <sub>L</sub> = 2500 pF See Figure 6-15	250	500		kbps
t <sub>PHL</sub> , t <sub>PHL</sub>	Transmitter propagation delay	$R_L = 3 k\Omega$ to 7 k $\Omega$	C <sub>L</sub> = 150 pF to 2500 pF See Figure 6-15		0.8	2	μs
t <sub>sk(p)</sub>	Transmitter Pulse skew <sup>(3)</sup>		See Figure 6-15		220	600	ns
0.5/1.)		$V_{CC} = 3.3 V \pm 10\%, 5 V \pm 10\%,$	C <sub>L</sub> = 150 pF to 1000 pF	6		30	
SR(tr)	Slew rate, transition region	$R_L$ = 3 kΩ to 7 kΩ, See Figure 6-16	C <sub>L</sub> = 150 pF to 2500 pF	4		30	V/µs
1 Mbps							
		$R_L = 3 k\Omega$	$C_{L}$ = 250 pF, $V_{CC}$ = 3 to 3.6 V	1000			kbps
	Maximum data rate	One DOUT switching, See Figure 6-15	$C_{L}$ = 1000 pF, $V_{CC}$ = 4.5 to 5.5 V	1000			kbps
t <sub>PLH</sub> , t <sub>PHL</sub>	Transmitter propagation delay	$R_L$ = 3k to 7 k $\Omega$ , See Figure 6-15	C <sub>L</sub> = 150 pF to 1000 pF		300	800	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>				25	150	ns
SD(tr)	Slow rate, transition region	$R_L$ = 3k to 7 kΩ, VCC = 4.5 V to 5.5 V	C <sub>L</sub> = 150 pF to 1000 pF, See Figure	18	·	150	V/µs
SR(tr)	Slew rate, transition region	$R_L$ = 3k to 7 k $\Omega$ , VCC = 3 V to 3.6 V	6-16	15		150	V/µs

Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device. (3)

## 5.11 Switching Characteristics, Receiver\_RS232

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(2)</sup>	MAX	UNIT
250 kbp	9S	·			
t <sub>PLH</sub>	Propagation delay time, low- to high-level output		150	550	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	- C <sub>L</sub> = 150 pF, See Figure 6-17	150	550	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output		130	520	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	- C <sub>L</sub> = 15 pF, See Figure 6-17	130	520	ns
	Disc(fall time (receiver b) for output) $(-2 + 5 + 5)$	C <sub>L</sub> = 150 pF, See Figure 6-17	20	50	ns
t <sub>R_232</sub> ,	Rise/fall time (receiver buffer output), $V_{IO}$ = 3 to 5.5 V	C <sub>L</sub> = 15 pF, See Figure 6-17	5	10	ns
t <sub>F_232</sub>	Rise/fall time (receiver buffer output), $V_{IO}$ = 1.65 to	C <sub>L</sub> = 150 pF, See Figure 6-17	40	90	ns
	2.75 V	C <sub>L</sub> = 15 pF, See Figure 6-17	10	20	ns
t <sub>en</sub>	Output enable time		6	14	us
t <sub>dis</sub>	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$ , See Figure 6-18	100	200	ns
	Pulse skew <sup>(3)</sup>	C <sub>L</sub> = 150 pF, See Figure 6-17	50	135	ns
t <sub>sk(p)</sub>	Puise skew.	C <sub>L</sub> = 15 pF, See Figure 6-17	50	135	ns

Copyright © 2024 Texas Instruments Incorporated

## 5.11 Switching Characteristics, Receiver\_RS232 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
1 Mbps						
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>1</sub> = 150 pF, See Figure 6-17		150	550	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			150	550	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C = 15 pF Sec Figure 6 17		130	520	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	- C <sub>L</sub> = 15 pF, See Figure 6-17		130	520	ns
	Rise/fall time (receiver buffer output), $V_{IO}$ = 3 to 5.5 V	C <sub>L</sub> = 150 pF, See Figure 6-17		20	50	ns
t <sub>R_232</sub> ,		C <sub>L</sub> = 15 pF, See Figure 6-17		5	10	ns
t <sub>F_232</sub>	Rise/fall time (receiver buffer output), $V_{IO}$ = 1.65 to	C <sub>L</sub> = 150 pF, See Figure 6-17		40	90	ns
	2.75 V	C <sub>L</sub> = 15 pF, See Figure 6-17		10	20	ns
t <sub>en</sub>	Output enable time			6	14	us
t <sub>dis</sub>	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$ , See Figure 6-18		100	200	ns
t <sub>sk(p)</sub>	Dulas shou(3)	C <sub>L</sub> = 150 pF, See Figure 6-17		50	125	ns
	Pulse skew <sup>(3)</sup>	C <sub>L</sub> = 15 pF, See Figure 6-17		50	125	ns

(1) Test conditions are C1–C4 = 0.1  $\mu$ F atV<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

(2) All typical values are at  $V_{CC} = 3.3$  V or  $V_{CC} = 5$  V, and  $T_A = 25^{\circ}$ C.

(3) Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

## 5.12 Switching Characteristics\_MODE switching

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Time from Shutdown to	$\begin{array}{l} \text{MODE1, MODE0 = 00 or floating; } \overline{\text{SHDN}} = \text{GND to} \\ \text{V}_{\text{IO}}; \text{ rest of logic input pins floating, } \text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \\ \text{V Time from 50\% of rising SHDN to charge pump V-supply reaching -8 V; See Figure 6-11} \end{array}$		0.05	0.11	ms
t <sub>RDY</sub>	RS-232 ready	$\begin{array}{l} \text{MODE1, MODE0 = 00 or floating; SHDN = GND to} \\ \text{V}_{\text{IO}}; \text{ rest of logic input pins floating, } \text{V}_{\text{CC}} = 3 \text{ V to } 3.6 \\ \text{V Time from 50\% of rising SHDN to charge pump V-supply reaching -5 V; See Figure 6-11} \\ \end{array}$		0.1	0.4	ms
t <sub>R2_R4</sub>	Time to switch from RS-232 2T2R mode to RS-485 Full duplex mode	$      L3 = Vio, MODE1 from GND to Vio, MODE0 = Vio; \\ \hline SHDN = DIR = V_{IO;} SLR, TERM_TX, TERM_RX= \\ floating; Time from 50% of MODE1 rising edge to R2 \\ reaching 2V; See Figure 6-12                                   $		0.04	0.1	μs
t <sub>R4_R2</sub>	Time to switch from RS-485 full duplex mode to RS-232 3T5R mode	$      L3 = Vio, MODE1 from Vio to GND, MODE0 = Vio; \\ \hline SHDN = DIR = V_{IO;} SLR, TERM_TX, TERM_RX= \\ floating; Time from 50% of MODE1 falling edge to R2 \\ reaching 300 mV; See Figure 6-12                                   $		2	2.1	μs
t <sub>LP_RS232</sub>	Time to switch from RS-232 loopback mode to normal RS-232 mode	MODE1 = GND, MODE0 from GND to $V_{IO}$ ; SHDN = $V_{IO}$ , L3 = GND; Time from 50% of MODE0 rising edge to L2 50% rising edge, -40 °C ≤ $T_A$ ≤ 85 °C; See Figure 6-13		2	2.4	μs
t <sub>RS232_LP</sub>	Time to switch from normal RS-232 mode to RS-232 loopback mode	$\begin{array}{l} \text{MODE1} = \text{GND, MODE0 from } V_{\text{IO}} \text{ to GND; } \overline{\text{SHDN}} = \\ V_{\text{IO}}, \text{L3} = \text{GND; Time from 50\% of MODE0 falling} \\ \text{edge to L2 50\% falling edge, -40 } ^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85 \\ ^{\circ}\text{C; See Figure 6-13} \end{array}$		2	15	μs
t <sub>FHD_RS485</sub>	Time to switch from RS-485 full duplex to half duplex mode	DIR= $V_{IO}$ , MODE1 = $V_{IO}$ ; MODE0 from $V_{IO}$ to GND; SHDN = $V_{IO}$ , SLR, TERM_TX, TERM_RX= floating; L3= GND, 10k pull down resistor on L2, Time from 50% of MODE0 falling edge to 50% falling edge on L2; See Figure 6-14		0.5	1	μs



## 5.12 Switching Characteristics\_MODE switching (continued)

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>HFD_RS48</sub>	Time to switch from RS-485 half duplex to full duplex mode	DIR= $V_{IO}$ , MODE1 = $V_{IO}$ ; MODE0 from GND to $V_{IO}$ ; SHDN = $V_{IO}$ , SLR, TERM_TX, TERM_RX= floating; L3= GND, 10k pull down resistor on L2, Time from 50% of MODE0 rising edge to 50% rising edge on L2; See Figure 6-14		0.5	1	μs

## 5.13 Switching Characteristics\_RS-485\_Termination resistor

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DTEN</sub>	Driver terminal Termination resistor turn-on time			1000	2200	ns
t <sub>DTZ</sub>	Driver terminal Termination resistor turn-off time			2000	7200	ns
t <sub>RTEN</sub>	Receiver terminal Termination resistor turn-on time	MODE1, MODE0 = 11; $V_{IO}$ = 3 to 3.6 V, $V_{R3R4}$ = 2 V, $V_{R4}$ = 0 V; See Figure 6-10		1000	2200	ns
t <sub>RTZ</sub>	Receiver terminal Termination resistor turn-off time	MODE1, MODE0 = 11; $V_{IO}$ = 3 to 3.6 V, $V_{R3R4}$ = 2 V, $V_{R4}$ = 0 V; See Figure 6-10		2000	7200	ns


### 5.14 Switching Characteristics\_Loopback mode

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>LB RS232</sub>	Delay from Logic input rising edge to logic output rising	MODE1, MODE0 = GND; SLR = GND, Delay from 50% of L3/L4 rising edge to 50% L2/L1 rising edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 2 driver outputs = $3k\Omega$ , -40 °C ≤ T <sub>A</sub> ≤ 85 °C		MIN         TYP           410         640           570         600	920	ns
rising	edge in RS-232 Loopback mode	MODE1, MODE0 = GND; SLR = Vio, Delay from 50% of L3/L4 rising edge to 50% L2/L1 rising edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 2 driver outputs = $3k\Omega$ , -40 °C ≤ T <sub>A</sub> ≤ 85 °C		640	1100	ns
tLB_RS232_f alling	Delay from Logic input falling edge to logic output falling	MODE1, MODE0 = GND; SLR = GND, Delay from 50% of L3/L4 falling edge to 50% L2/L1 falling edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 2 driver outputs = $3k\Omega$ , -40 °C ≤ T <sub>A</sub> ≤ 85 °C		570	760	ns
	edge in RS-232 Loopback mode	MODE1, MODE0 = GND; SLR = Vio, Delay from 50% of L3/L4 falling edge to 50% L2/L1 falling edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 2 driver outputs = $3k\Omega$ , -40 °C ≤ T <sub>A</sub> ≤ 85 °C		600		ns
t <sub>SKEW_RS2</sub>	Pulse skew from logic input to logic output to logic output in RS232	t <sub>LB_RS232_rising</sub> - t <sub>LB_RS232_falling</sub>  , SLR = Vio, -40 °C ≤ $T_A ≤ 85$ °C		100	860	ns
32_LB	loopback mode	t <sub>LB_RS232_rising</sub> - t <sub>LB_RS232_falling</sub>  , SLR = GND, -40 °C ≤ $T_A ≤ 85$ °C		70	250	ns




## **5.15 Typical Characteristics**






## 5.15 Typical Characteristics (continued)





### 5.15 Typical Characteristics (continued)





### **6** Parameter Measurement Information




Figure 6-1. Measurement of RS-485 Driver Differential Output Voltage With Common-Mode Load




Figure 6-2. Measurement of RS-485 Driver Differential and Common-Mode Output With RS-485 Load




Figure 6-3. Measurement of RS-485 Driver Differential Output Rise and Fall Times and Propagation Delays




Figure 6-4. Measurement of RS-485 Driver Enable and Disable Times With Active High Output and Pull-Down Load




Figure 6-5. Measurement of RS-485 Driver Enable and Disable Times With Active Low Output and Pull-up Load

Чο

0 V

Vон

\_≈0V

Vol






Figure 6-6. Measurement of RS-485 Receiver Output Rise and Fall Times and Propagation Delays




Figure 6-7. Measurement of RS-485 Receiver Enable/Disable Times in Half Duplex Mode




Figure 6-8. Measurement of RS-485 Receiver Enable Time from Shutdown with TX Disabled: Full duplex Mode



Figure 6-9. Termination Resistor Measurement








Figure 6-10. Termination Resistor Switching Measurement




































-3V

90%

50%

10%

t<sub>R\_232</sub>

1.5\

3V

Vol


5\

909

50%

10%

t<sub>F\_232</sub>




B. The pulse generator has the following characteristics:  $Z_0 = 50\%$  duty cycle, tr ≤ 10 ns, tf ≤ 10 ns.



V<sub>OH</sub>

Input

Output



D.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are same as  $t_{\text{EN}}$ 






## 7 Detailed Description

## 7.1 Overview

THVD4421 is a highly integrated and robust multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layers. The device has two transmitters and two receivers to enable 2T2R RS-232 port. Device also integrates one transmitter and one receiver to enable half and full duplex RS-485 port. The MODE selection pins enable shared bus and logic pins for the protocols to share a common single connector.

The device has SLR pin which allows it to be used for two different maximum speed settings for RS-232 and for RS-485. This is beneficial as customers can qualify one device and use it in two separate end-applications. The devices also have flexible I/O supply pin  $V_{IO}$  which enables digital interface voltage range, from 1.65V to 5.5V, different from bus voltage supply 3V to 5.5V.



### 7.2 Functional Block Diagrams

Figure 7-1. THVD4421 Block Diagram



### 7.3 Feature Description

#### 7.3.1 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect all the transceiver bus pins (driver and receiver) against electrostatic discharges (ESD) according to IEC 61000-4-2 up to ±8kV for contact discharge and ±15kV (air-discharge) for all operating modes. Bus lines in RS-485 mode can also withstand electrical fast transients (EFT) according to IEC 61000-4-4 for up to ±4kV.

#### 7.3.2 Protection Features

The THVD4421 bus pins are protected against any DC supply shorts in the range of -16V to +16V. In the RS-485 mode, the short circuit current is limited to ±250mA in order to comply with the TIA/EIA-485A standard. In RS-232 mode, current limiting of ±60mA is applicable for scenarios where bus pins can short to ground.

The device also features thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the  $T_{SHDN}$  threshold due to excessive power dissipation on-chip.

Supply undervoltage protection is present on both  $V_{CC}$  and  $V_{IO}$  supplies. This maintains the bus output and receiver logic output in known driven state when both the supplies are above their rising undervoltage thresholds. Table 7-1 describes the device behavior in various scenarios of supply levels.

V <sub>cc</sub>	V <sub>IO</sub>	Driver Output	Receiver Output			
> UV <sub>VCC</sub> (rising)	> UV <sub>VIO</sub> (rising)	For RS-485 mode, determined by DIR and L3 inputs; For RS-232 mode, determined by L3, L4 inputs; For shutdown mode, Hi-Z	by DIR and (R1-R2) or (R3- R4) inputs. For RS-232 mode,			
< UV <sub>VCC(falling)</sub>	> UV <sub>VIO(rising)</sub>	High impedance	Undetermined			
> UV <sub>VCC(rising)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance			
< UV <sub>VCC(falling)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance			

#### Table 7-1. Supply Function Table



#### 7.3.3 Receiver Fail-Safe Operation

The RS-485 differential receiver of the THVD4421 is *failsafe* to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200mV, and must output a low when  $V_{ID}$  is more negative than –200mV. The receiver parameters which determine the failsafe performance are  $V_{TH+}$ ,  $V_{TH-}$ , and  $V_{HYS}$  (the separation between  $V_{TH+}$  and  $V_{TH-}$ ). As shown in the Receiver Function table, differential signals more negative than –200mV always causes a low receiver output, and differential signals more positive than 200mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{TH+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{TH+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value,  $V_{HYS}$ , as well as the value of  $V_{TH+}$ .

#### 7.3.4 Low-Power Shutdown Mode

Driving the  $\overline{SHDN}$  pin low puts the device into the shutdown mode. This is the lowest power mode of the device and current consumption is 10µA typical. All the blocks are disabled in this mode.

#### 7.3.5 On-chip Switchable Termination Resistor

THVD4421 has 2 termination resistors of nominal  $120\Omega$ , one across R1/R2 and another across R3/R4 in RS-485 mode. Both termination resistors are enabled or disabled using pins as described in Table 7-2. Both the termination resistors can be enabled or disabled independent of the state of driver or receiver. Termination is OFF in RS-232 loopback, RS-232 2T2R, RS-485 loopback, unpowered and thermal shutdown modes.

Signal state	Device mode	Function	Comments
TERM_TX = V <sub>IO</sub>	Full duplex mode	120 $\Omega$ enabled between R1 and R2	Termination between R1/R2 is
TERM_TX = GND or floating	Full duplex mode	120 $\Omega$ disabled between R1 and R2	disabled by default
TERM_RX = V <sub>IO</sub>	Full duplex mode	120 $\Omega$ enabled between R3 and R4	Termination between R3/R4 is
TERM_RX = GND or floating	Full duplex mode	120 $\Omega$ disabled between R3 and R4	disabled by default
TERM_RX = X, TERM_TX = V <sub>IO</sub>	Half duplex mode	120 $\Omega$ enabled between R1 and R2	In half duplex mode, TERM_RX
TERM_RX = X, TERM_TX = GND	Half duplex mode	120 $\Omega$ disabled between R1 and R2	is don't care and TERM_TX has higher priority

On-chip  $120\Omega$  termination resistor is designed to have minimum variation with temperature and across common mode voltage on bus pins. Also, the termination block offers a resistive load to the bus, and does not alter the magnitude or phase of the bus signals from DC to 20Mbps signaling.



### 7.3.6 Operational Data Rate

THVD4421 can be used in slow speed or fast speed RS-485 and RS-232 applications by configuring slew rate control (SLR) pin. Table 7-3 describes slew rate control function.

Signal state	Driver	Receiver	Comment			
SLR = V <sub>IO</sub>	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Active high slew rate limiting applied on driver output. In this configuration, glitch filter in receiver path for RS-485 is enabled			
SLR = GND or floating	Maximum speed of operation for RS-485= 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Maximum speed of operation for RS-485 = 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Slew rate limiting on driver output disabled.			

Table 7-3. Slew Rate Control Function Table	Table 7-3.	Slew Rat	te Control	Function	Table
---	------------	----------	------------	----------	-------

For RS-485 half and full duplex modes, receiver path in the slow speed mode (500kbps) provides additional noise filtering. To attenuate high frequency noise pulses from the bus which can be wrongly interpreted as valid data, SLR =  $V_{IO}$  enables a low pass filter to filter out pulses with frequency higher than typical 800kHz.

#### 7.3.7 Diagnostic Loopback

THVD4421 provides complete diagnostic loopback mode for RS-232. This mode internally shorts bus outputs to bus inputs. So, if data is toggled from logic input, data reaches bus and is reflected back on logic buffer output. This enables MCU to detect bus side short (due to connector and cable) by comparing logic input and logic output.

In RS-232 loopback mode, L3 reflects on L2/R2/R3; L4 reflects on L1/R4/R1; enabling to detect short to ground on all bus pins from R1 through R4. RS-232 loopback mode is optimized for -40°C to 85°C ambient temperature. RS-232 diagnostic loopback can be performed on a node even with another node connected via cable, but listening node is not allowed to transmit anything on the RS232 lines while loopback is ongoing.

#### 7.3.8 Integrated Charge Pump for RS-232

THVD4421 has integrated high-efficiency and low-noise charge pump to generate large output voltages for RS-232 signals. Charge pump consists of a voltage doubler and an inverter to regulate the voltage to nominal  $\pm 5.5$  V or  $\pm 9.5$  V for 3.3 V or 5 V V<sub>CC</sub> operation respectively. Charge pump needs four external ceramic capacitors (2 flying capacitors and 2 storage capacitors) and allows for single supply operation for RS-232. For a generic description of RS-232 charge pump operation, please refer to the blog: How the RS-232 transceiver's regulated charge-pump circuitry works.



### 7.4 Device Functional Modes




Figure 7-2. RS-232 Loopback mode






Figure 7-3. RS-232 2T2R Mode




Figure 7-4. RS-485 Half Duplex Mode






Figure 7-5. RS-485 Full Duplex Mode

### 7.4.1 RS-485 Functionality

When the driver enable pin, DIR, is logic high, the differential outputs R2 and R1 follow the logic states at data input L3. A logic high at L3 causes R2 to turn high and R1 to turn low. If the differential output voltage defined as  $V_{OD} = V_{R2} - V_{R1}$  is positive. When L3 is low, the output states reverse: R1 turns high, R2 becomes low, and  $V_{OD}$  is negative.

When DIR is low, both outputs turn high-impedance. In this condition, the logic state at L3 is irrelevant. The DIR pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The L3 pin has an internal pull-up resistor to  $V_{IO}$ ; thus, when left open while the driver is enabled, output R2 turns high and R1 turns low.

INPUT	ENABLE	OUTPUTS		FUNCTION		
L3	DIR	R2	R1	FUNCTION		
Н	Н	Н	L	Actively drive bus high		
L	Н	L	Н	Actively drive bus low		
x	L	High impedance	High impedance	Driver disabled		
x	OPEN	High impedance	High impedance	Driver disabled by default		
OPEN	Н	Н	L	Actively drive bus high by default		

Table 7	7-4. Driv	er Functior	n Table
			I TUDIC

Table 7-4 is valid for both half duplex and full duplex modes, and is independent of state of TERM\_TX, TERM\_RX and SLR pins.

In full duplex mode, if  $\overline{SHDN}$  is high, receiver is always enabled. In half duplex mode, receiver is enabled is DIR = Low/floating and disabled if DIR = V<sub>IO</sub>. When the differential input voltage defined as  $V_{ID} = V_{R2} - V_{R1}$  or  $V_{R3} - V_{R4}$  is higher than the positive input threshold,  $V_{TH+}$ , the receiver output, L2, turns high. When  $V_{ID}$  is lower than the negative input threshold,  $V_{TH-}$ , the receiver output, L2, turns low. If  $V_{ID}$  is between  $V_{TH+}$  and  $V_{TH-}$  the output is indeterminate.

In half duplex mode, when DIR is high, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

Table 7-5 is valid irrespective of state of TERM\_TX, TERM\_RX and SLR pins. Other logic output L1 remains high in RS-485 mode.

DIFFERENTIAL INPUT	OUTPUT					
$V_{ID} = V_{R2} - V_{R1}$ (Half duplex mode) or $V_{R3} - V_{R4}$ (Full duplex mode)	L2	FUNCTION				
V <sub>TH+</sub> < V <sub>ID</sub>	Н	Receive valid bus high				
$V_{TH-} < V_{ID} < V_{TH+}$	?	Indeterminate bus state				
V <sub>ID</sub> < V <sub>TH-</sub>	L	Receive valid bus low				
X	High impedance for DIR = V <sub>IO</sub> in Half duplex mode	Receiver disabled in half duplex mode for DIR = V <sub>IO</sub>				
Open-circuit bus	Н	Fail-safe high output				
Short-circuit bus	Н	Fail-safe high output				
Idle (terminated) bus	Н	Fail-safe high output				

 Table 7-5. Receiver Function Table

### 7.4.2 RS-232 Functionality

In RS-232 mode, only way to disable driver is to go in shutdown mode by pulling SHDN pin low. A logic high at inputs for driver L3, L4 causes driver outputs R3, R4 to be driven low towards negative charge pump output V-. A logic low at inputs for driver L3, L4 causes driver outputs R3, R4 to be driven high towards positive charge pump output V+. If logic inputs are left floating, due to the pull-up resistors on driver logic inputs, the driver outputs are driven low towards V-.

INPUT	ENABLE	OUTPUTS	FUNCTION	
L3, L4	SHDN	R3, R4	PONCTION	
н	Н	Low (driven towards V-)	Normal operation with inverting logic	
L	Н	H (Driven towards V+)	Normal operation with inverting logic	
Х	L	High impedance	TX and RX are disabled in shutdown mode	
Open	Н	Low (driven towards V-)	Since pull-up on logic input pin, output driven low by default	

#### Table 7-6. Driver Function Table

Table 7-6 is valid irrespective of the state of SLR pin.

For the RS-232 receiver, if the receiver bus inputs are above rising threshold  $V_{IT+}$ , corresponding received logic output goes low. Also, if receiver bus inputs are below falling threshold  $V_{IT-}$ , corresponding received logic output goes high.

RS-232 BUS INPUT	LOGIC OUTPUT	FUNCTION			
V <sub>IRx</sub> (voltage on R1, R2)	L1, L2	1 ONC HON			
V <sub>IT+</sub> < V <sub>IRx</sub>	L	Normal operation with inverting logic			
V <sub>IT-</sub> < V <sub>IRx</sub> < V <sub>IT+</sub>	?	Indeterminate bus state			
V <sub>IRx</sub> < V <sub>IT-</sub>	Н	Normal operation with inverting logic			
X	High impedance for SHDN = GND	Receiver disabled in shutdown mode			
Open-circuit bus	Н	Fail-safe high output			

### Table 7-7. Receiver Function Table

Table 7-7 is valid irrespective of the state of SLR pin.

#### 7.4.3 Mode Control

Table 7-8. MODE Control Function	Table
----------------------------------	-------

MODE1	MODE0	Operating mode	Function
L	L	RS-232 loopback, charge pump is ON, V+/V- are regulated	L3 reflects on L2/R2/R3; L4 reflects on L1/R4/R1
L	Н	RS-232 2T2R mode, charge pump is ON, V+/V- are regulated	2T2R mode; L3, L4 are Logic inputs for RS232 driver; L1, L2 are Logic outputs
Н	L	RS-485 half duplex mode (charge pump is off)	L2 is RX Logic output; L3 is Driver Logic input; R1 R2 are Bus inverting and non-inverting terminals respectively
Н	Н	RS-485 full duplex mode (charge pump is off)	R1R2 are inverting and non- inverting driver terminals; R3R4 are non-inverting and inverting receiver terminals.



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

THVD4421 is a highly integrated multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layer and is used for asynchronous data transmissions. MODE pins allow for the configuration of different operating modes. Device allows point-to-point RS-232 communication port and multipoint RS-485 communication port over common connector. The device also features integrated 120 $\Omega$  switchable termination resistor on RS-485 bus lines which enables same device to be used for middle nodes or end nodes in an RS-485 network. When the device is configured in RS-232 mode, RS-485 circuits and 120 $\Omega$  termination are disabled and do not interfere in RS-232 communication. For RS-232 communication, charge pump and 5k $\Omega$  resistor to ground on receiver bus pins is integrated in the device. This 5k $\Omega$  resistor and charge pump is automatically disabled in RS-485 mode. Slew rate limiting pin is provided so that same device can be used in slow speed or fast speed RS-485 and RS-232 applications. When ultra-low power consumption is needed, device can be put in shutdown mode using SHDN pin. All these features make the device completely flexible and suitable for various application needs. Integration of termination resistor saves significant PCB area compared to discrete implementation.

### 8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




Figure 8-1. Typical RS-485 Network With Half-Duplex Transceivers






Figure 8-2. Typical RS-485 Network With Full-Duplex Transceivers

THVD4421 can be used in both networks (half and full duplex) and at all nodes (end node or middle nodes) since device has the configurability based on MODE1, MODE0 pins and TERM\_TX, TERM\_RX pins.

THVD4421 also consists of two line drivers, two line receivers and dual charge pump circuit to enable RS-232 serial communication port. This device provides the electrical interface between an asynchronous communication controller and the serial-port connector.

#### 8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes. RS-232 is more suitable for debug or configuration point to point applications.

#### 8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

Even higher data rates are achievable (that is, 50Mbps for the THVD24xxV) when the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.




Figure 8-3. Cable Length vs Data Rate Characteristic



#### 8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c$$

(1)

- where
- $t_r$  is the 10/90 rise time of the driver
- *c* is the speed of light  $(3 \times 10^8 \text{ m/s})$
- *v* is the signal velocity of the cable or trace as a factor of *c*

#### 8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately  $12k\Omega$ . Because the THVD4421 device in RS-485 half and full duplex mode consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible for a limited common mode range of - 7V to 12V.



#### 8.2.2 Detailed Design Procedure

Figure 8-4 suggests an application schematic for THVD4421. Device has all logic pins on one side and bus side pins on other side to enable a flow-through layout in end application.

All V<sub>CC</sub> power pins should have  $1\mu$ F decoupling capacitor close to the respective device pins. RS-232 charge pump is designed such that 100nF charge pump capacitors work for both 3.3V and 5V operating V<sub>CC</sub> supply.





Figure 8-4. Typical application diagram for THVD4421




#### 8.2.3 Application Curves





#### 8.2.3 Application Curves (continued)



### 8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a ceramic capacitor located as close to the supply pins as possible. Recommended bypass capacitor for V<sub>CC</sub> is 1µF, for V<sub>IO</sub> is 100nF, for V+, V- charge pump voltage supplies is 100nF. Besides this, two charge pump flying capacitors of 100 nF each are needed between C1+, C1- terminals and between C2+, C2- terminals. For V<sub>CC</sub> = 3.3V ±10%, V+ and V- voltages are regulated to +5.5V and -5.5 V typically. If an application needs larger RS-232 output voltages, V<sub>CC</sub> = 5V ± 10% is recommended because V+ and V- are regulated to ±9.5V.



### 8.4 Layout

#### 8.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. THVD4421 has integrated IEC ESD and EFT protection. So, if the application does not need IEC Surge protection, external transient protection may not needed. Since these transients have a wide frequency bandwidth (from approximately 3MHz to 300MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the external protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V<sub>CC</sub> and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply decoupling capacitors as close as possible to the V<sub>CC</sub>, V<sub>IO</sub>, V+, V- pins of transceiver.
- 5. Use at least two vias for V<sub>CC</sub> and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Optionally, use  $1k\Omega$  to  $10k\Omega$  pull-up and pull-down resistors for control lines to limit noise currents in these lines during transient events.



#### 8.4.2 Layout Example




Figure 8-13. Layout Example



### 9 Device and Documentation Support

#### 9.1 Device Support

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

Table 10-1.

DATE	REVISON	NOTES			
April 2024	*	Initial release			

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THVD4421RHBR	ACTIVE	VQFN	RHB	32	5000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	THVD 4421	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD4421RHBR	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

4-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	g Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
THVD4421RHBR	VQFN	RHB	32	5000	367.0	367.0	35.0	

## **RHB 32**

5 x 5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **RHB0032E**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RHB0032E**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RHB0032E**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated