

TMS320F280015x Real-Time Microcontrollers

Technical Reference Manual



Literature Number: SPRUIY4B
FEBRUARY 2023 – REVISED MAY 2024

Table of Contents



| | |
|--|----|
| Read This First | 59 |
| About This Manual | 59 |
| Notational Conventions | 59 |
| Glossary | 59 |
| Related Documentation From Texas Instruments | 59 |
| Support Resources | 59 |
| Trademarks | 60 |
| 1 C2000™ Microcontrollers Software Support | 61 |
| 1.1 Introduction | 62 |
| 1.2 C2000Ware Structure | 62 |
| 1.3 Documentation | 62 |
| 1.4 Devices | 62 |
| 1.5 Libraries | 62 |
| 1.6 Code Composer Studio™ Integrated Development Environment (IDE) | 62 |
| 1.7 SysConfig and PinMUX Tool | 63 |
| 2 C28x Processor | 64 |
| 2.1 Introduction | 65 |
| 2.2 C28X Related Collateral | 65 |
| 2.3 Features | 65 |
| 2.4 Floating-Point Unit | 66 |
| 2.5 Trigonometric Math Unit (TMU) | 66 |
| 2.6 VCRC Unit | 67 |
| 3 Lockstep Compare Module (LCM) | 68 |
| 3.1 Introduction | 69 |
| 3.1.1 Features | 69 |
| 3.1.2 Block Diagram | 69 |
| 3.2 Enabling LCM Comparators | 70 |
| 3.3 Disabling LCM Redundant Module | 70 |
| 3.4 LCM Error Handling | 70 |
| 3.5 LCM Error Flags | 71 |
| 3.6 Debug Mode with LCM | 71 |
| 3.7 Register Parity Error Protection | 71 |
| 3.8 Functional Logic | 72 |
| 3.8.1 Comparator Logic | 72 |
| 3.8.2 Self-Test Logic | 72 |
| 3.8.3 Error Injection Tests | 75 |
| 3.9 LCM Registers | 76 |
| 3.9.1 LCM Base Address Table | 76 |
| 3.9.2 LCM_REGS Registers | 77 |
| 3.9.3 LCM Registers to Driverlib Functions | 90 |
| 4 System Control and Interrupts | 92 |
| 4.1 Introduction | 93 |
| 4.1.1 SYSCON Related Collateral | 93 |
| 4.1.2 LOCK Protection on System Configuration Registers | 93 |
| 4.1.3 EALLOW Protection | 93 |
| 4.2 Power Management | 94 |
| 4.3 Device Identification and Configuration Registers | 94 |
| 4.4 Resets | 94 |
| 4.4.1 Reset Sources | 94 |

| | |
|---|-----|
| 4.4.2 External Reset (\overline{XRS})..... | 95 |
| 4.4.3 Simulate External Reset (SIMRESET. \overline{XRS})..... | 95 |
| 4.4.4 Power-On Reset (POR)..... | 95 |
| 4.4.5 Brown-Out-Reset (BOR)..... | 95 |
| 4.4.6 Debugger Reset (SYSRS)..... | 96 |
| 4.4.7 Simulate CPU Reset..... | 96 |
| 4.4.8 Watchdog Reset (WDRS)..... | 96 |
| 4.4.9 NMI Watchdog Reset (NMIWDRS)..... | 96 |
| 4.4.10 DCSM Safe Code Copy Reset (SCCRESET)..... | 96 |
| 4.5 Peripheral Interrupts..... | 97 |
| 4.5.1 Interrupt Concepts..... | 97 |
| 4.5.2 Interrupt Architecture..... | 97 |
| 4.5.3 Interrupt Entry Sequence..... | 98 |
| 4.5.4 Configuring and Using Interrupts..... | 99 |
| 4.5.5 PIE Channel Mapping..... | 101 |
| 4.5.6 PIE Interrupt Priority..... | 102 |
| 4.5.7 System Error..... | 103 |
| 4.5.8 Vector Tables..... | 104 |
| 4.6 Exceptions and Non-Maskable Interrupts..... | 108 |
| 4.6.1 Configuring and Using NMIs..... | 108 |
| 4.6.2 Emulation Considerations..... | 108 |
| 4.6.3 NMI Sources..... | 108 |
| 4.6.4 Illegal Instruction Trap (ITRAP)..... | 109 |
| 4.6.5 ERRORSTS Pin..... | 109 |
| 4.7 Clocking..... | 109 |
| 4.7.1 Clock Sources..... | 111 |
| 4.7.2 Derived Clocks..... | 116 |
| 4.7.3 Device Clock Domains..... | 117 |
| 4.7.4 XCLKOUT..... | 118 |
| 4.7.5 Clock Connectivity..... | 118 |
| 4.7.6 Clock Source and PLL Setup..... | 119 |
| 4.7.7 Using an External Crystal or Resonator..... | 120 |
| 4.7.8 Using an External Oscillator..... | 120 |
| 4.7.9 Using an External Resistor (ExtR) With Internal Oscillator..... | 120 |
| 4.7.10 Choosing PLL Settings..... | 121 |
| 4.7.11 System Clock Setup..... | 122 |
| 4.7.12 SYS PLL Bypass..... | 122 |
| 4.7.13 Clock (OSCCLK) Failure Detection..... | 123 |
| 4.8 32-Bit CPU Timers 0/1/2..... | 125 |
| 4.9 Watchdog Timer..... | 126 |
| 4.9.1 Servicing the Watchdog Timer..... | 127 |
| 4.9.2 Minimum Window Check..... | 127 |
| 4.9.3 Watchdog Reset or Watchdog Interrupt Mode..... | 128 |
| 4.9.4 Watchdog Operation in Low Power Modes..... | 128 |
| 4.9.5 Emulation Considerations..... | 128 |
| 4.10 Low-Power Modes..... | 129 |
| 4.10.1 Clock-Gating Low-Power Modes..... | 129 |
| 4.10.2 IDLE..... | 129 |
| 4.10.3 STANDBY..... | 130 |
| 4.10.4 HALT..... | 131 |
| 4.11 Memory Controller Module..... | 132 |
| 4.11.1 Functional Description..... | 132 |
| 4.12 JTAG..... | 136 |
| 4.12.1 JTAG Noise and TAP_STATUS..... | 136 |
| 4.13 System Control Register Configuration Restrictions..... | 137 |
| 4.14 Software..... | 138 |
| 4.14.1 SYSTCL Examples..... | 138 |
| 4.14.2 TIMER Examples..... | 138 |
| 4.14.3 MEMCFG Examples..... | 139 |
| 4.14.4 INTERRUPT Examples..... | 139 |
| 4.14.5 LPM Examples..... | 142 |

| | |
|--|------------|
| 4.14.6 WATCHDOG Examples..... | 144 |
| 4.15 System Control Registers..... | 145 |
| 4.15.1 SYSCTRL Base Address Table..... | 145 |
| 4.15.2 ACCESS_PROTECTION_REGS Registers..... | 146 |
| 4.15.3 CLK_CFG_REGS Registers..... | 153 |
| 4.15.4 CPU_SYS_REGS Registers..... | 174 |
| 4.15.5 CPUTIMER_REGS Registers..... | 226 |
| 4.15.6 DEV_CFG_REGS Registers..... | 233 |
| 4.15.7 MEM_CFG_REGS Registers..... | 256 |
| 4.15.8 MEMORY_ERROR_REGS Registers..... | 276 |
| 4.15.9 NMI_INTERRUPT_REGS Registers..... | 294 |
| 4.15.10 PIE_CTRL_REGS Registers..... | 310 |
| 4.15.11 SYNC_SOC_REGS Registers..... | 338 |
| 4.15.12 SYS_STATUS_REGS Registers..... | 344 |
| 4.15.13 TEST_ERROR_REGS Registers..... | 360 |
| 4.15.14 UID_REGS Registers..... | 364 |
| 4.15.15 WD_REGS Registers..... | 373 |
| 4.15.16 XINT_REGS Registers..... | 379 |
| 4.15.17 Register to Driverlib Function Mapping..... | 388 |
| 5 ROM Code and Peripheral Booting..... | 401 |
| 5.1 Introduction..... | 402 |
| 5.1.1 ROM Related Collateral..... | 402 |
| 5.2 Device Boot Sequence..... | 403 |
| 5.3 Device Boot Modes..... | 403 |
| 5.3.1 Default Boot Modes..... | 403 |
| 5.3.2 Custom Boot Modes..... | 404 |
| 5.4 Device Boot Configurations..... | 404 |
| 5.4.1 Configuring Boot Mode Pins..... | 405 |
| 5.4.2 Configuring Boot Mode Table Options..... | 407 |
| 5.4.3 Boot Mode Example Use Cases..... | 408 |
| 5.5 Device Boot Flow Diagrams..... | 409 |
| 5.5.1 Boot Flow..... | 409 |
| 5.5.2 Emulation Boot Flow..... | 411 |
| 5.5.3 Standalone Boot Flow | 412 |
| 5.6 Device Reset and Exception Handling..... | 413 |
| 5.6.1 Reset Causes and Handling..... | 413 |
| 5.6.2 Exceptions and Interrupts Handling..... | 413 |
| 5.7 Boot ROM Description..... | 414 |
| 5.7.1 Boot ROM Configuration Registers..... | 414 |
| 5.7.2 Entry Points..... | 415 |
| 5.7.3 Wait Points..... | 416 |
| 5.7.4 Secure Flash Boot..... | 417 |
| 5.7.5 Memory Maps..... | 420 |
| 5.7.6 ROM Tables..... | 420 |
| 5.7.7 Boot Modes and Loaders..... | 421 |
| 5.7.8 GPIO Assignments..... | 436 |
| 5.7.9 Secure ROM Function APIs..... | 438 |
| 5.7.10 Clock Initializations..... | 439 |
| 5.7.11 Boot Status Information..... | 439 |
| 5.7.12 ROM Version..... | 441 |
| 5.8 Application Notes for Using the Bootloaders..... | 441 |
| 5.8.1 Bootloader Data Stream Structure..... | 441 |
| 5.8.2 The C2000 Hex Utility..... | 443 |
| 6 Dual Code Security Module (DCSM)..... | 445 |
| 6.1 Introduction..... | 446 |
| 6.1.1 DCSM Related Collateral..... | 446 |
| 6.2 Functional Description..... | 446 |
| 6.2.1 CSM Passwords..... | 447 |
| 6.2.2 Emulation Code Security Logic (ECSL)..... | 449 |
| 6.2.3 CPU Secure Logic..... | 449 |
| 6.2.4 Execute-Only Protection..... | 449 |

| | |
|---|------------|
| 6.2.5 Password Lock..... | 449 |
| 6.2.6 JTAGLOCK..... | 450 |
| 6.2.7 Link Pointer and Zone Select..... | 450 |
| 6.2.8 C Code Example to Get Zone Select Block Addr for Zone1..... | 453 |
| 6.3 Flash and OTP Erase/Program..... | 453 |
| 6.4 Secure Copy Code..... | 453 |
| 6.5 SecureCRC..... | 454 |
| 6.6 CSM Impact on Other On-Chip Resources..... | 455 |
| 6.6.1 RAMOPEN..... | 456 |
| 6.7 Incorporating Code Security in User Applications..... | 457 |
| 6.7.1 Environments That Require Security Unlocking..... | 457 |
| 6.7.2 CSM Password Match Flow..... | 457 |
| 6.7.3 C Code Example to Unsecure C28x Zone1..... | 459 |
| 6.7.4 C Code Example to Resecure C28x Zone1..... | 459 |
| 6.7.5 Environments That Require ECSL Unlocking..... | 459 |
| 6.7.6 ECSL Password Match Flow..... | 459 |
| 6.7.7 ECSL Disable Considerations for any Zone..... | 461 |
| 6.7.8 Device Unique ID..... | 461 |
| 6.8 Software..... | 462 |
| 6.8.1 DCSM Examples..... | 462 |
| 6.9 DCSM Registers..... | 462 |
| 6.9.1 DCSM Base Address Table..... | 462 |
| 6.9.2 DCSM_Z1_REGS Registers..... | 463 |
| 6.9.3 DCSM_Z2_REGS Registers..... | 511 |
| 6.9.4 DCSM_COMMON_REGS Registers..... | 549 |
| 6.9.5 DCSM_Z1 OTP Registers..... | 574 |
| 6.9.6 DCSM_Z2 OTP Registers..... | 591 |
| 6.9.7 DCSM Registers to Driverlib Functions..... | 600 |
| 7 Flash Module..... | 605 |
| 7.1 Introduction to Flash and OTP Memory..... | 606 |
| 7.1.1 FLASH Related Collateral..... | 606 |
| 7.1.2 Features..... | 606 |
| 7.1.3 Flash Tools..... | 607 |
| 7.1.4 Default Flash Configuration..... | 607 |
| 7.2 Flash Bank, OTP, and Pump..... | 607 |
| 7.3 Flash Wrapper..... | 608 |
| 7.4 Flash and OTP Memory Performance..... | 608 |
| 7.5 Flash Read Interface..... | 609 |
| 7.5.1 C28x-Flash Read Interface..... | 609 |
| 7.6 Flash Erase and Program..... | 612 |
| 7.6.1 Erase..... | 612 |
| 7.6.2 Program..... | 612 |
| 7.6.3 Verify..... | 612 |
| 7.7 Error Correction Code (ECC) Protection..... | 613 |
| 7.7.1 Single-Bit Data Error..... | 614 |
| 7.7.2 Uncorrectable Error..... | 615 |
| 7.7.3 Mechanism to Check the Correctness of ECC Logic..... | 615 |
| 7.8 Reserved Locations Within Flash and OTP..... | 617 |
| 7.9 Migrating an Application from RAM to Flash..... | 617 |
| 7.10 Procedure to Change the Flash Control Registers..... | 618 |
| 7.11 Software..... | 619 |
| 7.11.1 FLASH Examples..... | 619 |
| 7.12 Flash Registers..... | 620 |
| 7.12.1 FLASH Base Address Table..... | 620 |
| 7.12.2 FLASH_CTRL_REGS Registers..... | 621 |
| 7.12.3 FLASH_ECC_REGS Registers..... | 625 |
| 7.12.4 FLASH Registers to Driverlib Functions..... | 627 |
| 8 Dual-Clock Comparator (DCC)..... | 629 |
| 8.1 Introduction..... | 630 |
| 8.1.1 Features..... | 630 |
| 8.1.2 Block Diagram..... | 630 |

| | |
|---|-------------|
| 8.2 Module Operation..... | 631 |
| 8.2.1 Configuring DCC Counters..... | 632 |
| 8.2.2 Single-Shot Measurement Mode..... | 633 |
| 8.2.3 Continuous Monitoring Mode..... | 634 |
| 8.2.4 Error Conditions..... | 635 |
| 8.3 Interrupts..... | 637 |
| 8.4 Software..... | 638 |
| 8.4.1 DCC Examples..... | 638 |
| 8.5 DCC Registers..... | 640 |
| 8.5.1 DCC Base Address Table..... | 640 |
| 8.5.2 DCC_REGS Registers..... | 641 |
| 8.5.3 DCC Registers to Driverlib Functions..... | 652 |
| 9 General-Purpose Input/Output (GPIO)..... | 654 |
| 9.1 Introduction..... | 655 |
| 9.1.1 GPIO Related Collateral..... | 657 |
| 9.2 Configuration Overview..... | 657 |
| 9.3 Digital Inputs on ADC Pins (AIOs)..... | 658 |
| 9.4 Digital Inputs and Outputs on ADC Pins (AGPIOS)..... | 658 |
| 9.5 Digital General-Purpose I/O Control..... | 660 |
| 9.6 Input Qualification..... | 661 |
| 9.6.1 No Synchronization (Asynchronous Input)..... | 661 |
| 9.6.2 Synchronization to SYSCLKOUT Only..... | 661 |
| 9.6.3 Qualification Using a Sampling Window..... | 662 |
| 9.7 GPIO and Peripheral Muxing..... | 665 |
| 9.7.1 GPIO Muxing..... | 665 |
| 9.7.2 Peripheral Muxing..... | 667 |
| 9.8 Internal Pullup Configuration Requirements..... | 669 |
| 9.9 Software..... | 670 |
| 9.9.1 GPIO Examples..... | 670 |
| 9.9.2 LED Examples..... | 671 |
| 9.10 GPIO Registers..... | 671 |
| 9.10.1 GPIO Base Address Table..... | 671 |
| 9.10.2 GPIO_CTRL_REGS Registers..... | 672 |
| 9.10.3 GPIO_DATA_REGS Registers..... | 755 |
| 9.10.4 GPIO_DATA_READ_REGS Registers..... | 783 |
| 9.10.5 GPIO Registers to Driverlib Functions..... | 786 |
| 10 Crossbar (X-BAR)..... | 790 |
| 10.1 Input X-BAR | 791 |
| 10.2 ePWM and GPIO Output X-BAR..... | 794 |
| 10.2.1 ePWM X-BAR..... | 794 |
| 10.2.2 GPIO Output X-BAR..... | 796 |
| 10.2.3 X-BAR Flags..... | 798 |
| 10.3 XBAR Registers..... | 799 |
| 10.3.1 XBAR Base Address Table..... | 799 |
| 10.3.2 INPUT_XBAR_REGS Registers..... | 800 |
| 10.3.3 XBAR_REGS Registers..... | 819 |
| 10.3.4 EPWM_XBAR_REGS Registers..... | 840 |
| 10.3.5 OUTPUT_XBAR_REGS Registers..... | 933 |
| 10.3.6 Register to Driverlib Function Mapping..... | 1034 |
| 11 Analog Subsystem..... | 1039 |
| 11.1 Introduction..... | 1040 |
| 11.1.1 Features..... | 1040 |
| 11.1.2 Block Diagram..... | 1040 |
| 11.2 Optimizing Power-Up Time..... | 1042 |
| 11.3 Digital Inputs on ADC Pins (AIOs)..... | 1043 |
| 11.4 Digital Inputs and Outputs on ADC Pins (AGPIOS)..... | 1043 |
| 11.5 Analog Pins and Internal Connections..... | 1045 |
| 11.6 Analog Subsystem Registers..... | 1047 |
| 11.6.1 ASBSYS Base Address Table..... | 1047 |
| 11.6.2 ANALOG_SUBSYS_REGS Registers..... | 1048 |
| 12 Analog-to-Digital Converter (ADC)..... | 1069 |

| | |
|---|------|
| 12.1 Introduction..... | 1070 |
| 12.1.1 ADC Related Collateral..... | 1070 |
| 12.1.2 Features..... | 1071 |
| 12.1.3 Block Diagram..... | 1072 |
| 12.2 ADC Configurability..... | 1073 |
| 12.2.1 Clock Configuration..... | 1073 |
| 12.2.2 Resolution..... | 1073 |
| 12.2.3 Voltage Reference..... | 1074 |
| 12.2.4 Signal Mode..... | 1074 |
| 12.2.5 Expected Conversion Results..... | 1075 |
| 12.2.6 Interpreting Conversion Results..... | 1075 |
| 12.3 SOC Principle of Operation..... | 1076 |
| 12.3.1 SOC Configuration..... | 1077 |
| 12.3.2 Trigger Operation..... | 1077 |
| 12.3.3 ADC Acquisition (Sample and Hold) Window..... | 1078 |
| 12.3.4 ADC Input Models..... | 1078 |
| 12.3.5 Channel Selection..... | 1079 |
| 12.4 SOC Configuration Examples..... | 1080 |
| 12.4.1 Single Conversion from ePWM Trigger..... | 1080 |
| 12.4.2 Oversampled Conversion from ePWM Trigger..... | 1080 |
| 12.4.3 Multiple Conversions from CPU Timer Trigger..... | 1081 |
| 12.4.4 Software Triggering of SOCs..... | 1082 |
| 12.5 ADC Conversion Priority..... | 1082 |
| 12.6 Burst Mode..... | 1085 |
| 12.6.1 Burst Mode Example..... | 1085 |
| 12.6.2 Burst Mode Priority Example..... | 1086 |
| 12.7 EOC and Interrupt Operation..... | 1087 |
| 12.7.1 Interrupt Overflow..... | 1088 |
| 12.7.2 Continue to Interrupt Mode..... | 1088 |
| 12.7.3 Early Interrupt Configuration Mode..... | 1088 |
| 12.8 Post-Processing Blocks..... | 1089 |
| 12.8.1 PPB Offset Correction..... | 1090 |
| 12.8.2 PPB Error Calculation..... | 1090 |
| 12.8.3 PPB Limit Detection and Zero-Crossing Detection..... | 1090 |
| 12.8.4 PPB Sample Delay Capture..... | 1092 |
| 12.9 Opens/Shorts Detection Circuit (OSDETECT)..... | 1093 |
| 12.9.1 Implementation..... | 1094 |
| 12.9.2 Detecting an Open Input Pin..... | 1094 |
| 12.9.3 Detecting a Shorted Input Pin..... | 1094 |
| 12.10 Power-Up Sequence..... | 1095 |
| 12.11 ADC Calibration..... | 1095 |
| 12.11.1 ADC Zero Offset Calibration..... | 1095 |
| 12.12 ADC Timings..... | 1096 |
| 12.12.1 ADC Timing Diagrams..... | 1096 |
| 12.13 Additional Information..... | 1099 |
| 12.13.1 Ensuring Synchronous Operation..... | 1099 |
| 12.13.2 Choosing an Acquisition Window Duration..... | 1102 |
| 12.13.3 Achieving Simultaneous Sampling..... | 1104 |
| 12.13.4 Result Register Mapping..... | 1104 |
| 12.13.5 Internal Temperature Sensor..... | 1104 |
| 12.13.6 Designing an External Reference Circuit..... | 1104 |
| 12.13.7 ADC-DAC Loopback Testing..... | 1105 |
| 12.13.8 Internal Test Mode..... | 1106 |
| 12.13.9 ADC Gain and Offset Calibration..... | 1106 |
| 12.14 Software..... | 1107 |
| 12.14.1 ADC Examples..... | 1107 |
| 12.15 ADC Registers..... | 1111 |
| 12.15.1 ADC Base Address Table..... | 1111 |
| 12.15.2 ADC_RESULT_REGS Registers..... | 1112 |
| 12.15.3 ADC_REGS Registers..... | 1133 |
| 12.15.4 ADC Registers to Driverlib Functions..... | 1246 |

| | |
|--|-------------|
| 13 Comparator Subsystem (CMPSS)..... | 1251 |
| 13.1 Introduction..... | 1252 |
| 13.1.1 CMPSS Related Collateral..... | 1252 |
| 13.1.2 Features..... | 1252 |
| 13.1.3 CMPSS Module Variants..... | 1253 |
| 13.1.4 Block Diagram..... | 1253 |
| 13.2 Comparator..... | 1254 |
| 13.3 Reference DAC..... | 1255 |
| 13.4 Ramp Generator..... | 1256 |
| 13.4.1 Ramp Generator Overview..... | 1256 |
| 13.4.2 Ramp Generator Behavior..... | 1257 |
| 13.4.3 Ramp Generator Behavior at Corner Cases..... | 1258 |
| 13.5 Digital Filter..... | 1260 |
| 13.5.1 Filter Initialization Sequence..... | 1261 |
| 13.6 Using the CMPSS..... | 1261 |
| 13.6.1 LATCHCLR, EPWMSYNC PER, and EPWMBLANK Signals..... | 1261 |
| 13.6.2 Synchronizer, Digital Filter, and Latch Delays..... | 1261 |
| 13.6.3 Calibrating the CMPSS | 1262 |
| 13.6.4 Enabling and Disabling the CMPSS Clock..... | 1262 |
| 13.7 CMPSS DAC Output..... | 1263 |
| 13.8 Software..... | 1264 |
| 13.8.1 CMPSS Examples..... | 1264 |
| 13.8.2 CMPSS_LITE Examples..... | 1264 |
| 13.9 CMPSS Registers..... | 1265 |
| 13.9.1 CMPSS Base Address Table..... | 1265 |
| 13.9.2 CMPSS_REGS Registers..... | 1266 |
| 13.9.3 CMPSS_LITE_REGS Registers..... | 1303 |
| 13.9.4 CMPSS Registers to Driverlib Functions..... | 1321 |
| 13.9.5 CMPSS_LITE Registers to Driverlib Functions..... | 1324 |
| 14 Enhanced Pulse Width Modulator (ePWM)..... | 1325 |
| 14.1 Introduction..... | 1326 |
| 14.1.1 EPWM Related Collateral..... | 1327 |
| 14.1.2 Submodule Overview..... | 1328 |
| 14.2 Configuring Device Pins..... | 1333 |
| 14.3 ePWM Modules Overview..... | 1333 |
| 14.4 Time-Base (TB) Submodule..... | 1335 |
| 14.4.1 Purpose of the Time-Base Submodule..... | 1335 |
| 14.4.2 Controlling and Monitoring the Time-Base Submodule..... | 1336 |
| 14.4.3 Calculating PWM Period and Frequency..... | 1338 |
| 14.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules..... | 1343 |
| 14.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules..... | 1343 |
| 14.4.6 Time-Base Counter Modes and Timing Waveforms..... | 1343 |
| 14.4.7 Global Load..... | 1348 |
| 14.5 Counter-Compare (CC) Submodule..... | 1350 |
| 14.5.1 Purpose of the Counter-Compare Submodule..... | 1350 |
| 14.5.2 Controlling and Monitoring the Counter-Compare Submodule..... | 1351 |
| 14.5.3 Operational Highlights for the Counter-Compare Submodule..... | 1352 |
| 14.5.4 Count Mode Timing Waveforms..... | 1353 |
| 14.6 Action-Qualifier (AQ) Submodule..... | 1356 |
| 14.6.1 Purpose of the Action-Qualifier Submodule..... | 1356 |
| 14.6.2 Action-Qualifier Submodule Control and Status Register Definitions..... | 1357 |
| 14.6.3 Action-Qualifier Event Priority..... | 1359 |
| 14.6.4 AQCTLA and AQCTLB Shadow Mode Operations..... | 1360 |
| 14.6.5 Configuration Requirements for Common Waveforms..... | 1362 |
| 14.7 Dead-Band Generator (DB) Submodule..... | 1369 |
| 14.7.1 Purpose of the Dead-Band Submodule..... | 1369 |
| 14.7.2 Dead-band Submodule Additional Operating Modes..... | 1370 |
| 14.7.3 Operational Highlights for the Dead-Band Submodule..... | 1372 |
| 14.8 PWM Chopper (PC) Submodule..... | 1376 |
| 14.8.1 Purpose of the PWM Chopper Submodule..... | 1376 |
| 14.8.2 Operational Highlights for the PWM Chopper Submodule..... | 1376 |

| | |
|--|-------------|
| 14.8.3 Waveforms..... | 1377 |
| 14.9 Trip-Zone (TZ) Submodule..... | 1380 |
| 14.9.1 Purpose of the Trip-Zone Submodule..... | 1380 |
| 14.9.2 Operational Highlights for the Trip-Zone Submodule..... | 1381 |
| 14.9.3 Generating Trip Event Interrupts..... | 1383 |
| 14.10 Event-Trigger (ET) Submodule..... | 1386 |
| 14.10.1 Operational Overview of the ePWM Event-Trigger Submodule..... | 1387 |
| 14.11 Digital Compare (DC) Submodule..... | 1391 |
| 14.11.1 Purpose of the Digital Compare Submodule..... | 1393 |
| 14.11.2 Enhanced Trip Action Using CMPSS..... | 1393 |
| 14.11.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis..... | 1393 |
| 14.11.4 Operation Highlights of the Digital Compare Submodule..... | 1394 |
| 14.12 ePWM Crossbar (X-BAR)..... | 1401 |
| 14.13 Applications to Power Topologies..... | 1402 |
| 14.13.1 Overview of Multiple Modules..... | 1402 |
| 14.13.2 Key Configuration Capabilities..... | 1403 |
| 14.13.3 Controlling Multiple Buck Converters With Independent Frequencies..... | 1404 |
| 14.13.4 Controlling Multiple Buck Converters With Same Frequencies..... | 1406 |
| 14.13.5 Controlling Multiple Half H-Bridge (HHB) Converters..... | 1408 |
| 14.13.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM)..... | 1410 |
| 14.13.7 Practical Applications Using Phase Control Between PWM Modules..... | 1412 |
| 14.13.8 Controlling a 3-Phase Interleaved DC/DC Converter..... | 1413 |
| 14.13.9 Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter..... | 1416 |
| 14.13.10 Controlling a Peak Current Mode Controlled Buck Module..... | 1418 |
| 14.13.11 Controlling H-Bridge LLC Resonant Converter..... | 1419 |
| 14.14 Register Lock Protection..... | 1420 |
| 14.15 High-Resolution Pulse Width Modulator (HRPWM)..... | 1421 |
| 14.15.1 Operational Description of HRPWM..... | 1423 |
| 14.15.2 SFO Library Software - SFO_TI_Build_V8.lib..... | 1444 |
| 14.16 Software..... | 1447 |
| 14.16.1 EPWM Examples..... | 1447 |
| 14.16.2 HRPWM Examples..... | 1451 |
| 14.17 ePWM Registers..... | 1454 |
| 14.17.1 EPWM Base Address Table..... | 1454 |
| 14.17.2 EPWM_REGS Registers..... | 1455 |
| 14.17.3 Register to Driverlib Function Mapping..... | 1585 |
| 15 Enhanced Capture (eCAP)..... | 1597 |
| 15.1 Introduction..... | 1598 |
| 15.1.1 Features..... | 1598 |
| 15.1.2 ECAP Related Collateral..... | 1598 |
| 15.2 Description..... | 1599 |
| 15.3 Configuring Device Pins for the eCAP..... | 1599 |
| 15.4 Capture and APWM Operating Mode..... | 1602 |
| 15.5 Capture Mode Description..... | 1604 |
| 15.5.1 Event Prescaler..... | 1605 |
| 15.5.2 Edge Polarity Select and Qualifier..... | 1605 |
| 15.5.3 Continuous/One-Shot Control..... | 1606 |
| 15.5.4 32-Bit Counter and Phase Control..... | 1607 |
| 15.5.5 CAP1-CAP4 Registers..... | 1607 |
| 15.5.6 eCAP Synchronization..... | 1607 |
| 15.5.7 Interrupt Control..... | 1608 |
| 15.5.8 Shadow Load and Lockout Control..... | 1610 |
| 15.5.9 APWM Mode Operation..... | 1610 |
| 15.6 Application of the eCAP Module..... | 1612 |
| 15.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger..... | 1612 |
| 15.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger..... | 1613 |
| 15.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger..... | 1614 |
| 15.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger..... | 1615 |
| 15.7 Application of the APWM Mode..... | 1616 |
| 15.7.1 Example 1 - Simple PWM Generation (Independent Channels)..... | 1616 |
| 15.8 Software..... | 1617 |

| | |
|--|-------------|
| 15.8.1 ECAP Examples..... | 1617 |
| 15.9 eCAP Registers..... | 1618 |
| 15.9.1 ECAP Base Address Table..... | 1618 |
| 15.9.2 ECAP_REGS Registers..... | 1619 |
| 15.9.3 ECAP Registers to Driverlib Functions..... | 1637 |
| 16 Enhanced Quadrature Encoder Pulse (eQEP)..... | 1640 |
| 16.1 Introduction..... | 1641 |
| 16.1.1 EQEP Related Collateral..... | 1643 |
| 16.2 Configuring Device Pins..... | 1643 |
| 16.3 Description..... | 1644 |
| 16.3.1 EQEP Inputs..... | 1644 |
| 16.3.2 Functional Description..... | 1647 |
| 16.3.3 eQEP Memory Map..... | 1648 |
| 16.4 Quadrature Decoder Unit (QDU)..... | 1649 |
| 16.4.1 Position Counter Input Modes..... | 1649 |
| 16.4.2 eQEP Input Polarity Selection..... | 1652 |
| 16.4.3 Position-Compare Sync Output..... | 1652 |
| 16.5 Position Counter and Control Unit (PCCU)..... | 1652 |
| 16.5.1 Position Counter Operating Modes..... | 1652 |
| 16.5.2 Position Counter Latch..... | 1655 |
| 16.5.3 Position Counter Initialization..... | 1657 |
| 16.5.4 eQEP Position-compare Unit..... | 1658 |
| 16.6 eQEP Edge Capture Unit..... | 1660 |
| 16.7 eQEP Watchdog..... | 1664 |
| 16.8 eQEP Unit Timer Base..... | 1664 |
| 16.9 QMA Module..... | 1665 |
| 16.9.1 Modes of Operation..... | 1666 |
| 16.9.2 Interrupt and Error Generation..... | 1667 |
| 16.10 eQEP Interrupt Structure..... | 1668 |
| 16.11 Software..... | 1669 |
| 16.11.1 EQEP Examples..... | 1669 |
| 16.12 eQEP Registers..... | 1672 |
| 16.12.1 EQEP Base Address Table..... | 1672 |
| 16.12.2 EQEP_REGS Registers..... | 1673 |
| 16.12.3 EQEP Registers to Driverlib Functions..... | 1710 |
| 17 Controller Area Network (CAN)..... | 1713 |
| 17.1 Introduction..... | 1714 |
| 17.1.1 DCAN Related Collateral..... | 1714 |
| 17.1.2 Features..... | 1714 |
| 17.1.3 Block Diagram..... | 1715 |
| 17.2 Functional Description..... | 1717 |
| 17.2.1 Configuring Device Pins..... | 1717 |
| 17.2.2 Address/Data Bus Bridge..... | 1717 |
| 17.3 Operating Modes..... | 1719 |
| 17.3.1 Initialization..... | 1719 |
| 17.3.2 CAN Message Transfer (Normal Operation)..... | 1720 |
| 17.3.3 Test Modes..... | 1721 |
| 17.4 Multiple Clock Source..... | 1725 |
| 17.5 Interrupt Functionality..... | 1726 |
| 17.5.1 Message Object Interrupts..... | 1726 |
| 17.5.2 Status Change Interrupts..... | 1726 |
| 17.5.3 Error Interrupts..... | 1726 |
| 17.5.4 Peripheral Interrupt Expansion (PIE) Module Nomenclature for DCAN Interrupts..... | 1726 |
| 17.5.5 Interrupt Topologies..... | 1727 |
| 17.6 Parity Check Mechanism..... | 1728 |
| 17.6.1 Behavior on Parity Error..... | 1728 |
| 17.7 Debug Mode..... | 1729 |
| 17.8 Module Initialization..... | 1729 |
| 17.9 Configuration of Message Objects..... | 1730 |
| 17.9.1 Configuration of a Transmit Object for Data Frames..... | 1730 |
| 17.9.2 Configuration of a Transmit Object for Remote Frames..... | 1730 |

| | |
|---|-------------|
| 17.9.3 Configuration of a Single Receive Object for Data Frames..... | 1730 |
| 17.9.4 Configuration of a Single Receive Object for Remote Frames..... | 1731 |
| 17.9.5 Configuration of a FIFO Buffer..... | 1731 |
| 17.10 Message Handling..... | 1731 |
| 17.10.1 Message Handler Overview..... | 1732 |
| 17.10.2 Receive/Transmit Priority..... | 1732 |
| 17.10.3 Transmission of Messages in Event Driven CAN Communication..... | 1732 |
| 17.10.4 Updating a Transmit Object..... | 1733 |
| 17.10.5 Changing a Transmit Object..... | 1733 |
| 17.10.6 Acceptance Filtering of Received Messages..... | 1734 |
| 17.10.7 Reception of Data Frames..... | 1734 |
| 17.10.8 Reception of Remote Frames..... | 1734 |
| 17.10.9 Reading Received Messages..... | 1734 |
| 17.10.10 Requesting New Data for a Receive Object..... | 1735 |
| 17.10.11 Storing Received Messages in FIFO Buffers..... | 1735 |
| 17.10.12 Reading from a FIFO Buffer..... | 1735 |
| 17.11 CAN Bit Timing..... | 1737 |
| 17.11.1 Bit Time and Bit Rate..... | 1737 |
| 17.11.2 Configuration of the CAN Bit Timing..... | 1742 |
| 17.12 Message Interface Register Sets..... | 1746 |
| 17.12.1 Message Interface Register Sets 1 and 2 (IF1 and IF2)..... | 1746 |
| 17.12.2 Message Interface Register Set 3 (IF3)..... | 1747 |
| 17.13 Message RAM..... | 1748 |
| 17.13.1 Structure of Message Objects..... | 1748 |
| 17.13.2 Addressing Message Objects in RAM..... | 1751 |
| 17.13.3 Message RAM Representation in Debug Mode..... | 1752 |
| 17.14 Software..... | 1753 |
| 17.14.1 CAN Examples..... | 1753 |
| 17.15 CAN Registers..... | 1755 |
| 17.15.1 CAN Base Address Table..... | 1755 |
| 17.15.2 CAN_REGS Registers..... | 1756 |
| 17.15.3 CAN Registers to Driverlib Functions..... | 1810 |
| 18 Modular Controller Area Network (MCAN)..... | 1814 |
| 18.1 MCAN Introduction..... | 1815 |
| 18.1.1 MCAN Related Collateral..... | 1815 |
| 18.1.2 MCAN Features..... | 1816 |
| 18.2 MCAN Environment..... | 1816 |
| 18.3 CAN Network Basics..... | 1817 |
| 18.4 MCAN Integration..... | 1818 |
| 18.5 MCAN Functional Description..... | 1820 |
| 18.5.1 Module Clocking Requirements..... | 1821 |
| 18.5.2 Interrupt Requests..... | 1821 |
| 18.5.3 Operating Modes..... | 1822 |
| 18.5.4 Transmitter Delay Compensation..... | 1825 |
| 18.5.5 Restricted Operation Mode..... | 1827 |
| 18.5.6 Bus Monitoring Mode..... | 1827 |
| 18.5.7 Disabled Automatic Retransmission (DAR) Mode..... | 1828 |
| 18.5.8 Clock Stop Mode..... | 1828 |
| 18.5.9 Test Modes..... | 1831 |
| 18.5.10 Timestamp Generation..... | 1832 |
| 18.5.11 Timeout Counter..... | 1834 |
| 18.5.12 Safety..... | 1834 |
| 18.5.13 Rx Handling..... | 1836 |
| 18.5.14 Tx Handling..... | 1842 |
| 18.5.15 FIFO Acknowledge Handling..... | 1846 |
| 18.5.16 Message RAM..... | 1846 |
| 18.6 Software..... | 1857 |
| 18.6.1 MCAN Examples..... | 1857 |
| 18.7 MCAN Registers..... | 1860 |
| 18.7.1 MCAN Base Address Table..... | 1860 |
| 18.7.2 MCANSS_REGS Registers..... | 1861 |

| | |
|---|-------------|
| 18.7.3 MCAN_REGS Registers..... | 1873 |
| 18.7.4 MCAN_ERROR_REGS Registers..... | 1951 |
| 18.7.5 MCAN Registers to Driverlib Functions..... | 1976 |
| 19 Inter-Integrated Circuit Module (I2C)..... | 1981 |
| 19.1 Introduction..... | 1982 |
| 19.1.1 I2C Related Collateral..... | 1982 |
| 19.1.2 Features..... | 1983 |
| 19.1.3 Features Not Supported..... | 1983 |
| 19.1.4 Functional Overview..... | 1984 |
| 19.1.5 Clock Generation..... | 1985 |
| 19.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH)..... | 1986 |
| 19.2 Configuring Device Pins..... | 1987 |
| 19.3 I2C Module Operational Details..... | 1987 |
| 19.3.1 Input and Output Voltage Levels..... | 1987 |
| 19.3.2 Selecting Pullup Resistors..... | 1987 |
| 19.3.3 Data Validity..... | 1987 |
| 19.3.4 Operating Modes..... | 1987 |
| 19.3.5 I2C Module START and STOP Conditions..... | 1991 |
| 19.3.6 Non-repeat Mode versus Repeat Mode..... | 1992 |
| 19.3.7 Serial Data Formats..... | 1992 |
| 19.3.8 Clock Synchronization..... | 1995 |
| 19.3.9 Arbitration..... | 1996 |
| 19.3.10 Digital Loopback Mode..... | 1997 |
| 19.3.11 NACK Bit Generation..... | 1998 |
| 19.4 Interrupt Requests Generated by the I2C Module..... | 1998 |
| 19.4.1 Basic I2C Interrupt Requests..... | 1999 |
| 19.4.2 I2C FIFO Interrupts..... | 2002 |
| 19.5 Resetting or Disabling the I2C Module..... | 2002 |
| 19.6 Software..... | 2003 |
| 19.6.1 I2C Examples..... | 2003 |
| 19.7 I2C Registers..... | 2005 |
| 19.7.1 I2C Base Address Table..... | 2005 |
| 19.7.2 I2C_REGS Registers..... | 2006 |
| 19.7.3 I2C Registers to Driverlib Functions..... | 2029 |
| 20 Power Management Bus Module (PMBus)..... | 2031 |
| 20.1 Introduction..... | 2032 |
| 20.1.1 PMBUS Related Collateral..... | 2032 |
| 20.1.2 Features..... | 2032 |
| 20.1.3 Block Diagram..... | 2033 |
| 20.2 Configuring Device Pins..... | 2033 |
| 20.3 Slave Mode Operation..... | 2034 |
| 20.3.1 Configuration..... | 2034 |
| 20.3.2 Message Handling..... | 2035 |
| 20.4 Master Mode Operation..... | 2045 |
| 20.4.1 Configuration..... | 2045 |
| 20.4.2 Message Handling..... | 2045 |
| 20.5 PMBus Registers..... | 2055 |
| 20.5.1 PMBUS Base Address Table..... | 2055 |
| 20.5.2 PMBUS_REGS Registers..... | 2056 |
| 20.5.3 PMBUS Registers to Driverlib Functions..... | 2076 |
| 21 Serial Communications Interface (SCI)..... | 2078 |
| 21.1 Introduction..... | 2079 |
| 21.1.1 Features..... | 2079 |
| 21.1.2 SCI Related Collateral..... | 2080 |
| 21.1.3 Block Diagram..... | 2080 |
| 21.2 Architecture..... | 2080 |
| 21.3 SCI Module Signal Summary..... | 2080 |
| 21.4 Configuring Device Pins..... | 2082 |
| 21.5 Multiprocessor and Asynchronous Communication Modes..... | 2082 |
| 21.6 SCI Programmable Data Format..... | 2083 |
| 21.7 SCI Multiprocessor Communication..... | 2084 |

| | |
|---|-------------|
| 21.7.1 Recognizing the Address Byte..... | 2084 |
| 21.7.2 Controlling the SCI TX and RX Features..... | 2084 |
| 21.7.3 Receipt Sequence..... | 2084 |
| 21.8 Idle-Line Multiprocessor Mode..... | 2085 |
| 21.8.1 Idle-Line Mode Steps..... | 2085 |
| 21.8.2 Block Start Signal..... | 2086 |
| 21.8.3 Wake-Up Temporary (WUT) Flag..... | 2086 |
| 21.8.4 Receiver Operation..... | 2086 |
| 21.9 Address-Bit Multiprocessor Mode..... | 2087 |
| 21.9.1 Sending an Address..... | 2087 |
| 21.10 SCI Communication Format..... | 2088 |
| 21.10.1 Receiver Signals in Communication Modes..... | 2089 |
| 21.10.2 Transmitter Signals in Communication Modes..... | 2090 |
| 21.11 SCI Port Interrupts..... | 2091 |
| 21.11.1 Break Detect..... | 2093 |
| 21.12 SCI Baud Rate Calculations..... | 2093 |
| 21.13 SCI Enhanced Features..... | 2094 |
| 21.13.1 SCI FIFO Description..... | 2094 |
| 21.13.2 SCI Auto-Baud..... | 2096 |
| 21.13.3 Autobaud-Detect Sequence..... | 2096 |
| 21.14 Software..... | 2097 |
| 21.14.1 SCI Examples..... | 2097 |
| 21.15 SCI Registers..... | 2099 |
| 21.15.1 SCI Base Address Table..... | 2099 |
| 21.15.2 SCI_REGS Registers..... | 2100 |
| 21.15.3 SCI Registers to Driverlib Functions..... | 2122 |
| 22 Serial Peripheral Interface (SPI)..... | 2125 |
| 22.1 Introduction..... | 2126 |
| 22.1.1 Features..... | 2126 |
| 22.1.2 SPI Related Collateral..... | 2126 |
| 22.1.3 Block Diagram..... | 2127 |
| 22.2 System-Level Integration..... | 2128 |
| 22.2.1 SPI Module Signals..... | 2128 |
| 22.2.2 Configuring Device Pins..... | 2129 |
| 22.2.3 SPI Interrupts..... | 2129 |
| 22.3 SPI Operation..... | 2131 |
| 22.3.1 Introduction to Operation..... | 2131 |
| 22.3.2 Master Mode..... | 2132 |
| 22.3.3 Slave Mode..... | 2133 |
| 22.3.4 Data Format..... | 2135 |
| 22.3.5 Baud Rate Selection..... | 2136 |
| 22.3.6 SPI Clocking Schemes..... | 2137 |
| 22.3.7 SPI FIFO Description..... | 2138 |
| 22.3.8 SPI High-Speed Mode..... | 2139 |
| 22.3.9 SPI 3-Wire Mode Description..... | 2139 |
| 22.4 Programming Procedure..... | 2141 |
| 22.4.1 Initialization Upon Reset..... | 2141 |
| 22.4.2 Configuring the SPI..... | 2141 |
| 22.4.3 Configuring the SPI for High-Speed Mode..... | 2142 |
| 22.4.4 Data Transfer Example..... | 2143 |
| 22.4.5 SPI 3-Wire Mode Code Examples..... | 2144 |
| 22.4.6 SPI STEINV Bit in Digital Audio Transfers..... | 2146 |
| 22.5 Software..... | 2147 |
| 22.5.1 SPI Examples..... | 2147 |
| 22.6 SPI Registers..... | 2148 |
| 22.6.1 SPI Base Address Table..... | 2148 |
| 22.6.2 SPI_REGS Registers..... | 2149 |
| 22.6.3 SPI Registers to Driverlib Functions..... | 2167 |
| 23 Local Interconnect Network (LIN)..... | 2169 |
| 23.1 Introduction..... | 2170 |
| 23.1.1 SCI Features..... | 2170 |

| | |
|---|-------------|
| 23.1.2 LIN Features..... | 2171 |
| 23.1.3 LIN Related Collateral..... | 2171 |
| 23.1.4 Block Diagram..... | 2172 |
| 23.2 Serial Communications Interface Module..... | 2175 |
| 23.2.1 SCI Communication Formats..... | 2175 |
| 23.2.2 SCI Interrupts..... | 2184 |
| 23.2.3 SCI Configurations..... | 2188 |
| 23.2.4 SCI Low-Power Mode..... | 2190 |
| 23.3 Local Interconnect Network Module..... | 2191 |
| 23.3.1 LIN Communication Formats..... | 2191 |
| 23.3.2 LIN Interrupts..... | 2210 |
| 23.3.3 Servicing LIN Interrupts..... | 2210 |
| 23.3.4 LIN Configurations..... | 2211 |
| 23.4 Low-Power Mode..... | 2213 |
| 23.4.1 Entering Sleep Mode..... | 2214 |
| 23.4.2 Wakeup..... | 2214 |
| 23.4.3 Wakeup Timeouts..... | 2215 |
| 23.5 Emulation Mode..... | 2215 |
| 23.6 Software..... | 2216 |
| 23.6.1 LIN Examples..... | 2216 |
| 23.7 SCI/LIN Registers..... | 2217 |
| 23.7.1 LIN Base Address Table..... | 2217 |
| 23.7.2 LIN_REGS Registers..... | 2218 |
| 23.7.3 LIN Registers to Driverlib Functions..... | 2272 |
| 24 Embedded Pattern Generator (EPG)..... | 2277 |
| 24.1 Introduction..... | 2278 |
| 24.1.1 Features..... | 2278 |
| 24.1.2 EPG Block Diagram..... | 2278 |
| 24.1.3 EPG Related Collateral..... | 2279 |
| 24.2 Clock Generator Modules..... | 2280 |
| 24.2.1 DCLK (50% duty cycle clock)..... | 2280 |
| 24.2.2 Clock Stop..... | 2281 |
| 24.3 Signal Generator Module..... | 2282 |
| 24.4 EPG Peripheral Signal Mux Selection..... | 2285 |
| 24.5 EPG Example Use Cases..... | 2287 |
| 24.5.1 EPG Example: Synchronous Clocks with Offset..... | 2287 |
| 24.5.2 EPG Example: Serial Data Bit Stream (LSB first)..... | 2288 |
| 24.5.3 EPG Example: Serial Data Bit Stream (MSB first)..... | 2289 |
| 24.6 EPG Interrupt..... | 2290 |
| 24.7 Software..... | 2291 |
| 24.7.1 EPG Examples..... | 2291 |
| 24.8 EPG Registers..... | 2292 |
| 24.8.1 EPG Base Address Table..... | 2292 |
| 24.8.2 EPG_REGS Registers..... | 2293 |
| 24.8.3 EPG_MUX_REGS Registers..... | 2321 |
| 24.8.4 EPG Registers to Driverlib Functions..... | 2326 |
| 25 Revision History..... | 2329 |

List of Figures

| | |
|---|----|
| Figure 3-1. LCM Block Diagram..... | 69 |
| Figure 3-2. Mismatch Test Simplified Example..... | 74 |
| Figure 3-3. REVISION Register..... | 78 |
| Figure 3-4. LCM_CONTROL Register..... | 79 |
| Figure 3-5. LCM_STATUS Register..... | 82 |
| Figure 3-6. LCM_STATUS_CLEAR Register..... | 84 |
| Figure 3-7. PARITY_TEST Register..... | 86 |
| Figure 3-8. LCM_LOCK Register..... | 87 |
| Figure 3-9. LCM_COMMIT Register..... | 89 |
| Figure 4-1. Device Interrupt Architecture..... | 97 |
| Figure 4-2. Interrupt Propagation Path..... | 98 |

| | |
|---|-----|
| Figure 4-3. System Error..... | 103 |
| Figure 4-4. ERRORSTS Pin Diagram..... | 109 |
| Figure 4-5. Clocking System..... | 110 |
| Figure 4-6. System PLL..... | 111 |
| Figure 4-7. ExtR Example Schematic..... | 112 |
| Figure 4-8. ExtR PCB Layout Example..... | 113 |
| Figure 4-9. AUXCLKIN..... | 114 |
| Figure 4-10. Single-ended 3.3V External Clock..... | 115 |
| Figure 4-11. External Crystal..... | 115 |
| Figure 4-12. External Resonator..... | 116 |
| Figure 4-13. Missing Clock Detection Logic..... | 124 |
| Figure 4-14. CPU Timers..... | 125 |
| Figure 4-15. CPU Timer Interrupt Signals and Output Signal..... | 125 |
| Figure 4-16. Watchdog Timer Module..... | 126 |
| Figure 4-17. Memory Architecture..... | 132 |
| Figure 4-18. MAVFLG Register..... | 147 |
| Figure 4-19. MAVSET Register..... | 148 |
| Figure 4-20. MAVCLR Register..... | 149 |
| Figure 4-21. MAVINTEN Register..... | 150 |
| Figure 4-22. MCPUFAVADDR Register..... | 151 |
| Figure 4-23. MCPUWRAVADDR Register..... | 152 |
| Figure 4-24. CLKCFGLOCK1 Register..... | 155 |
| Figure 4-25. CLKSRCCTL1 Register..... | 157 |
| Figure 4-26. CLKSRCCTL2 Register..... | 159 |
| Figure 4-27. CLKSRCCTL3 Register..... | 160 |
| Figure 4-28. SYSPLLCTL1 Register..... | 161 |
| Figure 4-29. SYSPLLMULT Register..... | 162 |
| Figure 4-30. SYSPLLSTS Register..... | 163 |
| Figure 4-31. SYSLKDIVSEL Register..... | 164 |
| Figure 4-32. AUXCLKDIVSEL Register..... | 165 |
| Figure 4-33. XCLKOUTDIVSEL Register..... | 166 |
| Figure 4-34. LOSPCP Register..... | 167 |
| Figure 4-35. MCDCR Register..... | 168 |
| Figure 4-36. X1CNT Register..... | 170 |
| Figure 4-37. XTALCR Register..... | 171 |
| Figure 4-38. XTALCR2 Register..... | 172 |
| Figure 4-39. CLKFAILCFG Register..... | 173 |
| Figure 4-40. CPUSYSLOCK1 Register..... | 176 |
| Figure 4-41. CPUSYSLOCK2 Register..... | 179 |
| Figure 4-42. PIEVERRADDR Register..... | 181 |
| Figure 4-43. PCLKCR0 Register..... | 182 |
| Figure 4-44. PCLKCR2 Register..... | 184 |
| Figure 4-45. PCLKCR3 Register..... | 186 |
| Figure 4-46. PCLKCR4 Register..... | 187 |
| Figure 4-47. PCLKCR7 Register..... | 188 |
| Figure 4-48. PCLKCR8 Register..... | 189 |
| Figure 4-49. PCLKCR9 Register..... | 190 |
| Figure 4-50. PCLKCR10 Register..... | 191 |
| Figure 4-51. PCLKCR13 Register..... | 192 |
| Figure 4-52. PCLKCR14 Register..... | 193 |
| Figure 4-53. PCLKCR19 Register..... | 194 |
| Figure 4-54. PCLKCR20 Register..... | 195 |
| Figure 4-55. PCLKCR21 Register..... | 196 |
| Figure 4-56. PCLKCR27 Register..... | 197 |
| Figure 4-57. SIMRESET Register..... | 198 |
| Figure 4-58. LPMCR Register..... | 199 |
| Figure 4-59. GPIOLPMSEL0 Register..... | 200 |
| Figure 4-60. GPIOLPMSEL1 Register..... | 203 |
| Figure 4-61. TMR2CLKCTL Register..... | 206 |
| Figure 4-62. RESCCLR Register..... | 207 |
| Figure 4-63. RESC Register..... | 209 |

| | |
|---|-----|
| Figure 4-64. LSEN Register..... | 211 |
| Figure 4-65. CMPSSLPMSEL Register..... | 212 |
| Figure 4-66. MCANWAKESTATUS Register..... | 214 |
| Figure 4-67. MCANWAKESTATUSCLR Register..... | 215 |
| Figure 4-68. CLKSTOPREQ Register..... | 216 |
| Figure 4-69. CLKSTOPACK Register..... | 217 |
| Figure 4-70. USER_REG1_SYSRSn Register..... | 218 |
| Figure 4-71. USER_REG2_SYSRSn Register..... | 219 |
| Figure 4-72. USER_REG1_XRSn Register..... | 220 |
| Figure 4-73. USER_REG2_XRSn Register..... | 221 |
| Figure 4-74. USER_REG1_PORESETn Register..... | 222 |
| Figure 4-75. USER_REG2_PORESETn Register..... | 223 |
| Figure 4-76. USER_REG3_PORESETn Register..... | 224 |
| Figure 4-77. USER_REG4_PORESETn Register..... | 225 |
| Figure 4-78. TIM Register..... | 227 |
| Figure 4-79. PRD Register..... | 228 |
| Figure 4-80. TCR Register..... | 229 |
| Figure 4-81. TPR Register..... | 231 |
| Figure 4-82. TPRH Register..... | 232 |
| Figure 4-83. PARTIDL Register..... | 235 |
| Figure 4-84. PARTIDH Register..... | 236 |
| Figure 4-85. REVID Register..... | 237 |
| Figure 4-86. TRIMERRSTS Register..... | 238 |
| Figure 4-87. SOFTPRES2 Register..... | 239 |
| Figure 4-88. SOFTPRES3 Register..... | 241 |
| Figure 4-89. SOFTPRES4 Register..... | 242 |
| Figure 4-90. SOFTPRES7 Register..... | 243 |
| Figure 4-91. SOFTPRES8 Register..... | 244 |
| Figure 4-92. SOFTPRES9 Register..... | 245 |
| Figure 4-93. SOFTPRES10 Register..... | 246 |
| Figure 4-94. SOFTPRES13 Register..... | 247 |
| Figure 4-95. SOFTPRES14 Register..... | 248 |
| Figure 4-96. SOFTPRES19 Register..... | 249 |
| Figure 4-97. SOFTPRES20 Register..... | 250 |
| Figure 4-98. SOFTPRES21 Register..... | 251 |
| Figure 4-99. SOFTPRES27 Register..... | 252 |
| Figure 4-100. SOFTPRES28 Register..... | 253 |
| Figure 4-101. TAP_STATUS Register..... | 254 |
| Figure 4-102. ECAPTYPE Register..... | 255 |
| Figure 4-103. DxLOCK Register..... | 258 |
| Figure 4-104. DxCOMMIT Register..... | 259 |
| Figure 4-105. DxACCPROT0 Register..... | 260 |
| Figure 4-106. DxACCPROT1 Register..... | 261 |
| Figure 4-107. DxTEST Register..... | 262 |
| Figure 4-108. DxINIT Register..... | 263 |
| Figure 4-109. DxINITDONE Register..... | 264 |
| Figure 4-110. DxRAMTEST_LOCK Register..... | 265 |
| Figure 4-111. LSxLOCK Register..... | 266 |
| Figure 4-112. LSxCOMMIT Register..... | 267 |
| Figure 4-113. LSxACCPROT0 Register..... | 268 |
| Figure 4-114. LSxTEST Register..... | 269 |
| Figure 4-115. LSxINIT Register..... | 270 |
| Figure 4-116. LSxINITDONE Register..... | 271 |
| Figure 4-117. LSxRAMTEST_LOCK Register..... | 272 |
| Figure 4-118. ROM_LOCK Register..... | 273 |
| Figure 4-119. ROM_TEST Register..... | 274 |
| Figure 4-120. ROM_FORCE_ERROR Register..... | 275 |
| Figure 4-121. UCERRFLG Register..... | 277 |
| Figure 4-122. UCERRSET Register..... | 278 |
| Figure 4-123. UCERRCLR Register..... | 279 |
| Figure 4-124. UCCPUREADDR Register..... | 280 |

| | |
|---|-----|
| Figure 4-125. FLUCERRSTATUS Register..... | 281 |
| Figure 4-126. FLCERRSTATUS Register..... | 282 |
| Figure 4-127. CERRFLG Register..... | 284 |
| Figure 4-128. CERRSET Register..... | 285 |
| Figure 4-129. CERRCLR Register..... | 286 |
| Figure 4-130. CCPUREADDR Register..... | 287 |
| Figure 4-131. CERRCNT Register..... | 288 |
| Figure 4-132. CERRTHRES Register..... | 289 |
| Figure 4-133. CEINTFLG Register..... | 290 |
| Figure 4-134. CEINTCLR Register..... | 291 |
| Figure 4-135. CEINTSET Register..... | 292 |
| Figure 4-136. CEINTEN Register..... | 293 |
| Figure 4-137. NMICFG Register..... | 295 |
| Figure 4-138. NMIFLG Register..... | 296 |
| Figure 4-139. NMIFLGCLR Register..... | 298 |
| Figure 4-140. NMIFLGFRC Register..... | 300 |
| Figure 4-141. NMIWDCNT Register..... | 301 |
| Figure 4-142. NMIWDPRD Register..... | 302 |
| Figure 4-143. NMISHDFLG Register..... | 303 |
| Figure 4-144. ERRORSTS Register..... | 305 |
| Figure 4-145. ERRORSTSCLR Register..... | 306 |
| Figure 4-146. ERRORSTSFR Register..... | 307 |
| Figure 4-147. ERRORCTL Register..... | 308 |
| Figure 4-148. ERRORLOCK Register..... | 309 |
| Figure 4-149. PIECTRL Register..... | 312 |
| Figure 4-150. PIEACK Register..... | 313 |
| Figure 4-151. PIEIER1 Register..... | 314 |
| Figure 4-152. PIEIFR1 Register..... | 315 |
| Figure 4-153. PIEIER2 Register..... | 316 |
| Figure 4-154. PIEIFR2 Register..... | 317 |
| Figure 4-155. PIEIER3 Register..... | 318 |
| Figure 4-156. PIEIFR3 Register..... | 319 |
| Figure 4-157. PIEIER4 Register..... | 320 |
| Figure 4-158. PIEIFR4 Register..... | 321 |
| Figure 4-159. PIEIER5 Register..... | 322 |
| Figure 4-160. PIEIFR5 Register..... | 323 |
| Figure 4-161. PIEIER6 Register..... | 324 |
| Figure 4-162. PIEIFR6 Register..... | 325 |
| Figure 4-163. PIEIER7 Register..... | 326 |
| Figure 4-164. PIEIFR7 Register..... | 327 |
| Figure 4-165. PIEIER8 Register..... | 328 |
| Figure 4-166. PIEIFR8 Register..... | 329 |
| Figure 4-167. PIEIER9 Register..... | 330 |
| Figure 4-168. PIEIFR9 Register..... | 331 |
| Figure 4-169. PIEIER10 Register..... | 332 |
| Figure 4-170. PIEIFR10 Register..... | 333 |
| Figure 4-171. PIEIER11 Register..... | 334 |
| Figure 4-172. PIEIFR11 Register..... | 335 |
| Figure 4-173. PIEIER12 Register..... | 336 |
| Figure 4-174. PIEIFR12 Register..... | 337 |
| Figure 4-175. SYNCSELECT Register..... | 339 |
| Figure 4-176. ADCSOCOUTSELECT Register..... | 341 |
| Figure 4-177. SYNCSOCLOCK Register..... | 343 |
| Figure 4-178. SYS_ERR_INT_FLG Register..... | 345 |
| Figure 4-179. SYS_ERR_INT_CLR Register..... | 347 |
| Figure 4-180. SYS_ERR_INT_SET Register..... | 349 |
| Figure 4-181. SYS_ERR_MASK Register..... | 351 |
| Figure 4-182. LCM_ERR_FLG Register..... | 353 |
| Figure 4-183. LCM_ERR_FLG_CLR Register..... | 354 |
| Figure 4-184. LCM_ERR_FLG_SET Register..... | 355 |
| Figure 4-185. REGPARITY_ERR_FLG Register..... | 356 |

| | |
|--|-----|
| Figure 4-186. REGPARITY_ERR_FLG_CLR Register..... | 357 |
| Figure 4-187. REGPARITY_ERR_FLG_SET Register..... | 358 |
| Figure 4-188. REGPARITY_ERR_FLG_MASK Register..... | 359 |
| Figure 4-189. CPU_RAM_TEST_ERROR_STS Register..... | 361 |
| Figure 4-190. CPU_RAM_TEST_ERROR_STS_CLR Register..... | 362 |
| Figure 4-191. CPU_RAM_TEST_ERROR_ADDR Register..... | 363 |
| Figure 4-192. UID_PSRAND0 Register..... | 365 |
| Figure 4-193. UID_PSRAND1 Register..... | 366 |
| Figure 4-194. UID_PSRAND2 Register..... | 367 |
| Figure 4-195. UID_PSRAND3 Register..... | 368 |
| Figure 4-196. UID_PSRAND4 Register..... | 369 |
| Figure 4-197. UID_UNIQUE0 Register..... | 370 |
| Figure 4-198. UID_UNIQUE1 Register..... | 371 |
| Figure 4-199. UID_CHECKSUM Register..... | 372 |
| Figure 4-200. SCSR Register..... | 374 |
| Figure 4-201. WDCNTR Register..... | 375 |
| Figure 4-202. WDKEY Register..... | 376 |
| Figure 4-203. WDCR Register..... | 377 |
| Figure 4-204. WDWCR Register..... | 378 |
| Figure 4-205. XINT1CR Register..... | 380 |
| Figure 4-206. XINT2CR Register..... | 381 |
| Figure 4-207. XINT3CR Register..... | 382 |
| Figure 4-208. XINT4CR Register..... | 383 |
| Figure 4-209. XINT5CR Register..... | 384 |
| Figure 4-210. XINT1CTR Register..... | 385 |
| Figure 4-211. XINT2CTR Register..... | 386 |
| Figure 4-212. XINT3CTR Register..... | 387 |
| Figure 5-1. Device Boot Flow..... | 410 |
| Figure 5-2. Emulation Boot Flow..... | 411 |
| Figure 5-3. CPU Standalone Boot Flow..... | 412 |
| Figure 5-4. Overview of SCI Bootloader Operation..... | 421 |
| Figure 5-5. Overview of SCI Boot Function..... | 422 |
| Figure 5-6. Overview of SPI Bootloader Operation..... | 423 |
| Figure 5-7. Data Transfer from EEPROM Flow..... | 425 |
| Figure 5-8. EEPROM Device at Address 0x50..... | 426 |
| Figure 5-9. Overview of I2C Boot Function..... | 427 |
| Figure 5-10. Random Read..... | 428 |
| Figure 5-11. Sequential Read..... | 428 |
| Figure 5-12. Overview of Parallel GPIO Bootloader Operation..... | 429 |
| Figure 5-13. Parallel GPIO Bootloader Handshake Protocol..... | 430 |
| Figure 5-14. Overview of Parallel GPIO Boot Function..... | 430 |
| Figure 5-15. Parallel GPIO Mode - Host Transfer Flow..... | 431 |
| Figure 5-16. 8-Bit Parallel GetWord Function..... | 432 |
| Figure 5-17. Overview of CAN-A Bootloader Operation..... | 433 |
| Figure 6-1. Storage of Zone-Select Bits in OTP..... | 451 |
| Figure 6-2. Location of Zone-Select Block Based on Link-Pointer..... | 452 |
| Figure 6-3. CSM Password Match Flow (PMF)..... | 458 |
| Figure 6-4. ECSL Password Match Flow (PMF)..... | 460 |
| Figure 6-5. Z1_LINKPOINTER Register..... | 465 |
| Figure 6-6. Z1 OTPSECLOCK Register..... | 466 |
| Figure 6-7. Z1_JLM_ENABLE Register..... | 467 |
| Figure 6-8. Z1_LINKPOINTERERR Register..... | 468 |
| Figure 6-9. Z1_GPREG1 Register..... | 469 |
| Figure 6-10. Z1_GPREG2 Register..... | 470 |
| Figure 6-11. Z1_GPREG3 Register..... | 471 |
| Figure 6-12. Z1_GPREG4 Register..... | 472 |
| Figure 6-13. Z1_CSMKEY0 Register..... | 473 |
| Figure 6-14. Z1_CSMKEY1 Register..... | 474 |
| Figure 6-15. Z1_CSMKEY2 Register..... | 475 |
| Figure 6-16. Z1_CSMKEY3 Register..... | 476 |
| Figure 6-17. Z1_CR Register..... | 477 |

| | |
|---|-----|
| Figure 6-18. Z1_GRABSECT1R Register..... | 479 |
| Figure 6-19. Z1_GRABSECT2R Register..... | 483 |
| Figure 6-20. Z1_GRABSECT3R Register..... | 487 |
| Figure 6-21. Z1_GRABRAM1R Register..... | 490 |
| Figure 6-22. Z1_EXEONLYSECT1R Register..... | 492 |
| Figure 6-23. Z1_EXEONLYSECT2R Register..... | 498 |
| Figure 6-24. Z1_EXEONLYRAM1R Register..... | 501 |
| Figure 6-25. Z1_JTAGKEY0 Register..... | 503 |
| Figure 6-26. Z1_JTAGKEY1 Register..... | 504 |
| Figure 6-27. Z1_JTAGKEY2 Register..... | 505 |
| Figure 6-28. Z1_JTAGKEY3 Register..... | 506 |
| Figure 6-29. Z1_CMACKEY0 Register..... | 507 |
| Figure 6-30. Z1_CMACKEY1 Register..... | 508 |
| Figure 6-31. Z1_CMACKEY2 Register..... | 509 |
| Figure 6-32. Z1_CMACKEY3 Register..... | 510 |
| Figure 6-33. Z2_LINKPOINTER Register..... | 512 |
| Figure 6-34. Z2 OTPSECLOCK Register..... | 513 |
| Figure 6-35. Z2_LINKPOINTERERR Register..... | 514 |
| Figure 6-36. Z2_GPREG1 Register..... | 515 |
| Figure 6-37. Z2_GPREG2 Register..... | 516 |
| Figure 6-38. Z2_GPREG3 Register..... | 517 |
| Figure 6-39. Z2_GPREG4 Register..... | 518 |
| Figure 6-40. Z2_CSMKEY0 Register..... | 519 |
| Figure 6-41. Z2_CSMKEY1 Register..... | 520 |
| Figure 6-42. Z2_CSMKEY2 Register..... | 521 |
| Figure 6-43. Z2_CSMKEY3 Register..... | 522 |
| Figure 6-44. Z2_CR Register..... | 523 |
| Figure 6-45. Z2_GRABSECT1R Register..... | 525 |
| Figure 6-46. Z2_GRABSECT2R Register..... | 529 |
| Figure 6-47. Z2_GRABSECT3R Register..... | 533 |
| Figure 6-48. Z2_GRABRAM1R Register..... | 536 |
| Figure 6-49. Z2_EXEONLYSECT1R Register..... | 538 |
| Figure 6-50. Z2_EXEONLYSECT2R Register..... | 544 |
| Figure 6-51. Z2_EXEONLYRAM1R Register..... | 547 |
| Figure 6-52. FLSEM Register..... | 550 |
| Figure 6-53. SECTSTAT1 Register..... | 551 |
| Figure 6-54. SECTSTAT2 Register..... | 554 |
| Figure 6-55. SECTSTAT3 Register..... | 557 |
| Figure 6-56. RAMSTAT1 Register..... | 560 |
| Figure 6-57. SECERRSTAT Register..... | 562 |
| Figure 6-58. SECERRCLR Register..... | 563 |
| Figure 6-59. SECERRFRC Register..... | 564 |
| Figure 6-60. DENYCODE Register..... | 565 |
| Figure 6-61. RAMOPENSTAT Register..... | 567 |
| Figure 6-62. RAMOPENFRC Register..... | 568 |
| Figure 6-63. RAMOPENCLR Register..... | 569 |
| Figure 6-64. RAMOPENLOCK Register..... | 570 |
| Figure 6-65. UID_UNIQUE_31_0 Register..... | 571 |
| Figure 6-66. UID_UNIQUE_63_32 Register..... | 572 |
| Figure 6-67. PARTIDH Register..... | 573 |
| Figure 6-68. Z1OTP_LINKPOINTER1 Register..... | 575 |
| Figure 6-69. Z1OTP_LINKPOINTER2 Register..... | 576 |
| Figure 6-70. Z1OTP_LINKPOINTER3 Register..... | 577 |
| Figure 6-71. Z1OTP_JLM_ENABLE Register..... | 578 |
| Figure 6-72. Z1OTP_GPREG1 Register..... | 579 |
| Figure 6-73. Z1OTP_GPREG2 Register..... | 580 |
| Figure 6-74. Z1OTP_GPREG3 Register..... | 581 |
| Figure 6-75. Z1OTP_GPREG4 Register..... | 582 |
| Figure 6-76. Z1OTP_PSWDLOCK Register..... | 583 |
| Figure 6-77. Z1OTP_CRCLOCK Register..... | 584 |
| Figure 6-78. Z1OTP_JTAGPSWDH0 Register..... | 585 |

| | |
|---|-----|
| Figure 6-79. Z1OTP_JTAGPSWDH1 Register..... | 586 |
| Figure 6-80. Z1OTP_CMACKEY0 Register..... | 587 |
| Figure 6-81. Z1OTP_CMACKEY1 Register..... | 588 |
| Figure 6-82. Z1OTP_CMACKEY2 Register..... | 589 |
| Figure 6-83. Z1OTP_CMACKEY3 Register..... | 590 |
| Figure 6-84. Z2OTP_LINKPOINTER1 Register..... | 592 |
| Figure 6-85. Z2OTP_LINKPOINTER2 Register..... | 593 |
| Figure 6-86. Z2OTP_LINKPOINTER3 Register..... | 594 |
| Figure 6-87. Z2OTP_GPREG1 Register..... | 595 |
| Figure 6-88. Z2OTP_GPREG2 Register..... | 596 |
| Figure 6-89. Z2OTP_GPREG3 Register..... | 597 |
| Figure 6-90. Z2OTP_GPREG4 Register..... | 598 |
| Figure 6-91. Z2OTP_PSWDLOCK Register..... | 599 |
| Figure 6-92. Z2OTP_CRCLOCK Register..... | 600 |
| Figure 7-1. Flash Interface Block Diagram..... | 608 |
| Figure 7-2. Flash Prefetch Mode..... | 610 |
| Figure 7-3. ECC Logic Inputs and Outputs..... | 613 |
| Figure 7-4. Testing ECC Logic..... | 616 |
| Figure 7-5. FRDCNTL Register..... | 622 |
| Figure 7-6. FLPROT Register..... | 623 |
| Figure 7-7. FRD_INTF_CTRL Register..... | 624 |
| Figure 7-8. ECC_ENABLE Register..... | 626 |
| Figure 7-9. FECC_CTRL Register..... | 627 |
| Figure 8-1. DCC Module Overview..... | 630 |
| Figure 8-2. DCC Operation..... | 631 |
| Figure 8-3. Counter Relationship..... | 635 |
| Figure 8-4. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting..... | 635 |
| Figure 8-5. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting..... | 636 |
| Figure 8-6. Clock1 Not Present - Results in an Error and Stops Counting..... | 636 |
| Figure 8-7. Clock0 Not Present - Results in an Error and Stops Counting..... | 637 |
| Figure 8-8. DCCGCTRL Register..... | 642 |
| Figure 8-9. DCCCNTSEED0 Register..... | 643 |
| Figure 8-10. DCCVALIDSEED0 Register..... | 644 |
| Figure 8-11. DCCCNTSEED1 Register..... | 645 |
| Figure 8-12. DCCSTATUS Register..... | 646 |
| Figure 8-13. DCCCNT0 Register..... | 647 |
| Figure 8-14. DCCVALID0 Register..... | 648 |
| Figure 8-15. DCCCNT1 Register..... | 649 |
| Figure 8-16. DCCCLKSRC1 Register..... | 650 |
| Figure 8-17. DCCCLKSRC0 Register..... | 652 |
| Figure 9-1. GPIO Logic for a Single Pin..... | 656 |
| Figure 9-2. Analog Subsystem Block Diagram with AGPIO Implementation..... | 659 |
| Figure 9-3. Input Qualification Using a Sampling Window..... | 662 |
| Figure 9-4. Input Qualifier Clock Cycles..... | 664 |
| Figure 9-5. GPACTRL Register..... | 674 |
| Figure 9-6. GPAQSEL1 Register..... | 675 |
| Figure 9-7. GPAQSEL2 Register..... | 678 |
| Figure 9-8. GPAMUX1 Register..... | 681 |
| Figure 9-9. GPAMUX2 Register..... | 683 |
| Figure 9-10. GPADIR Register..... | 685 |
| Figure 9-11. GPAPUD Register..... | 687 |
| Figure 9-12. GPAINV Register..... | 689 |
| Figure 9-13. GPAODR Register..... | 691 |
| Figure 9-14. GPAAMSEL Register..... | 693 |
| Figure 9-15. GPAGMUX1 Register..... | 695 |
| Figure 9-16. GPAGMUX2 Register..... | 697 |
| Figure 9-17. GPALOCK Register..... | 699 |
| Figure 9-18. GPACR Register..... | 701 |
| Figure 9-19. GPBCTRL Register..... | 703 |
| Figure 9-20. GPBQSEL1 Register..... | 704 |
| Figure 9-21. GPBQSEL2 Register..... | 706 |

| | |
|---|-----|
| Figure 9-22. GPBMUX1 Register..... | 707 |
| Figure 9-23. GPBMUX2 Register..... | 708 |
| Figure 9-24. GPBDIR Register..... | 709 |
| Figure 9-25. GPBPUD Register..... | 711 |
| Figure 9-26. GPBINV Register..... | 713 |
| Figure 9-27. GPBODR Register..... | 715 |
| Figure 9-28. GPBAMSEL Register..... | 717 |
| Figure 9-29. GPBGMUX1 Register..... | 719 |
| Figure 9-30. GPBGMUX2 Register..... | 720 |
| Figure 9-31. GPBLOCK Register..... | 721 |
| Figure 9-32. GPBCR Register..... | 723 |
| Figure 9-33. GPHCTRL Register..... | 725 |
| Figure 9-34. GPHQSEL1 Register..... | 726 |
| Figure 9-35. GPHQSEL2 Register..... | 728 |
| Figure 9-36. GPHMUX1 Register..... | 730 |
| Figure 9-37. GPHMUX2 Register..... | 731 |
| Figure 9-38. GPHDIR Register..... | 732 |
| Figure 9-39. GPHPUD Register..... | 734 |
| Figure 9-40. GPHINV Register..... | 738 |
| Figure 9-41. GPHODR Register..... | 741 |
| Figure 9-42. GPHAMSEL Register..... | 743 |
| Figure 9-43. GPHGMUX1 Register..... | 747 |
| Figure 9-44. GPHGMUX2 Register..... | 748 |
| Figure 9-45. GPHLOCK Register..... | 749 |
| Figure 9-46. GPHCR Register..... | 752 |
| Figure 9-47. GPADAT Register..... | 756 |
| Figure 9-48. GPASET Register..... | 758 |
| Figure 9-49. GPACLEAR Register..... | 760 |
| Figure 9-50. GPATOGGLE Register..... | 762 |
| Figure 9-51. GPBDAT Register..... | 764 |
| Figure 9-52. GPBSET Register..... | 766 |
| Figure 9-53. GPBCLEAR Register..... | 768 |
| Figure 9-54. GPBToggle Register..... | 770 |
| Figure 9-55. GPHDAT Register..... | 772 |
| Figure 9-56. GPHSET Register..... | 777 |
| Figure 9-57. GPHCLEAR Register..... | 779 |
| Figure 9-58. GPHTOGGLE Register..... | 781 |
| Figure 9-59. GPADAT_R Register..... | 784 |
| Figure 9-60. GPBDAT_R Register..... | 785 |
| Figure 9-61. GPHDAT_R Register..... | 786 |
| Figure 10-1. Input X-BAR..... | 792 |
| Figure 10-2. ePWM X-BAR Architecture - Single Output..... | 794 |
| Figure 10-3. GPIO Output X-BAR Architecture..... | 796 |
| Figure 10-4. X-BAR Input Sources..... | 798 |
| Figure 10-5. INPUT1SELECT Register..... | 801 |
| Figure 10-6. INPUT2SELECT Register..... | 802 |
| Figure 10-7. INPUT3SELECT Register..... | 803 |
| Figure 10-8. INPUT4SELECT Register..... | 804 |
| Figure 10-9. INPUT5SELECT Register..... | 805 |
| Figure 10-10. INPUT6SELECT Register..... | 806 |
| Figure 10-11. INPUT7SELECT Register..... | 807 |
| Figure 10-12. INPUT8SELECT Register..... | 808 |
| Figure 10-13. INPUT9SELECT Register..... | 809 |
| Figure 10-14. INPUT10SELECT Register..... | 810 |
| Figure 10-15. INPUT11SELECT Register..... | 811 |
| Figure 10-16. INPUT12SELECT Register..... | 812 |
| Figure 10-17. INPUT13SELECT Register..... | 813 |
| Figure 10-18. INPUT14SELECT Register..... | 814 |
| Figure 10-19. INPUT15SELECT Register..... | 815 |
| Figure 10-20. INPUT16SELECT Register..... | 816 |
| Figure 10-21. INPUTSELECTLOCK Register..... | 817 |

| | |
|---|------|
| Figure 10-22. XBARFLG1 Register..... | 820 |
| Figure 10-23. XBARFLG2 Register..... | 823 |
| Figure 10-24. XBARFLG3 Register..... | 827 |
| Figure 10-25. XBARFLG4 Register..... | 829 |
| Figure 10-26. XBARCLR1 Register..... | 831 |
| Figure 10-27. XBARCLR2 Register..... | 833 |
| Figure 10-28. XBARCLR3 Register..... | 836 |
| Figure 10-29. XBARCLR4 Register..... | 838 |
| Figure 10-30. TRIP4MUX0TO15CFG Register..... | 842 |
| Figure 10-31. TRIP4MUX16TO31CFG Register..... | 845 |
| Figure 10-32. TRIP5MUX0TO15CFG Register..... | 848 |
| Figure 10-33. TRIP5MUX16TO31CFG Register..... | 851 |
| Figure 10-34. TRIP7MUX0TO15CFG Register..... | 854 |
| Figure 10-35. TRIP7MUX16TO31CFG Register..... | 857 |
| Figure 10-36. TRIP8MUX0TO15CFG Register..... | 860 |
| Figure 10-37. TRIP8MUX16TO31CFG Register..... | 863 |
| Figure 10-38. TRIP9MUX0TO15CFG Register..... | 866 |
| Figure 10-39. TRIP9MUX16TO31CFG Register..... | 869 |
| Figure 10-40. TRIP10MUX0TO15CFG Register..... | 872 |
| Figure 10-41. TRIP10MUX16TO31CFG Register..... | 875 |
| Figure 10-42. TRIP11MUX0TO15CFG Register..... | 878 |
| Figure 10-43. TRIP11MUX16TO31CFG Register..... | 881 |
| Figure 10-44. TRIP12MUX0TO15CFG Register..... | 884 |
| Figure 10-45. TRIP12MUX16TO31CFG Register..... | 887 |
| Figure 10-46. TRIP4MUXENABLE Register..... | 890 |
| Figure 10-47. TRIP5MUXENABLE Register..... | 895 |
| Figure 10-48. TRIP7MUXENABLE Register..... | 900 |
| Figure 10-49. TRIP8MUXENABLE Register..... | 905 |
| Figure 10-50. TRIP9MUXENABLE Register..... | 910 |
| Figure 10-51. TRIP10MUXENABLE Register..... | 915 |
| Figure 10-52. TRIP11MUXENABLE Register..... | 920 |
| Figure 10-53. TRIP12MUXENABLE Register..... | 925 |
| Figure 10-54. TRIPOUTINV Register..... | 930 |
| Figure 10-55. TRIPLOCK Register..... | 932 |
| Figure 10-56. OUTPUT1MUX0TO15CFG Register..... | 935 |
| Figure 10-57. OUTPUT1MUX16TO31CFG Register..... | 938 |
| Figure 10-58. OUTPUT2MUX0TO15CFG Register..... | 941 |
| Figure 10-59. OUTPUT2MUX16TO31CFG Register..... | 944 |
| Figure 10-60. OUTPUT3MUX0TO15CFG Register..... | 947 |
| Figure 10-61. OUTPUT3MUX16TO31CFG Register..... | 950 |
| Figure 10-62. OUTPUT4MUX0TO15CFG Register..... | 953 |
| Figure 10-63. OUTPUT4MUX16TO31CFG Register..... | 956 |
| Figure 10-64. OUTPUT5MUX0TO15CFG Register..... | 959 |
| Figure 10-65. OUTPUT5MUX16TO31CFG Register..... | 962 |
| Figure 10-66. OUTPUT6MUX0TO15CFG Register..... | 965 |
| Figure 10-67. OUTPUT6MUX16TO31CFG Register..... | 968 |
| Figure 10-68. OUTPUT7MUX0TO15CFG Register..... | 971 |
| Figure 10-69. OUTPUT7MUX16TO31CFG Register..... | 974 |
| Figure 10-70. OUTPUT8MUX0TO15CFG Register..... | 977 |
| Figure 10-71. OUTPUT8MUX16TO31CFG Register..... | 980 |
| Figure 10-72. OUTPUT1MUXENABLE Register..... | 983 |
| Figure 10-73. OUTPUT2MUXENABLE Register..... | 988 |
| Figure 10-74. OUTPUT3MUXENABLE Register..... | 993 |
| Figure 10-75. OUTPUT4MUXENABLE Register..... | 998 |
| Figure 10-76. OUTPUT5MUXENABLE Register..... | 1003 |
| Figure 10-77. OUTPUT6MUXENABLE Register..... | 1008 |
| Figure 10-78. OUTPUT7MUXENABLE Register..... | 1013 |
| Figure 10-79. OUTPUT8MUXENABLE Register..... | 1018 |
| Figure 10-80. OUTPUTLATCH Register..... | 1023 |
| Figure 10-81. OUTPUTLATCHCLR Register..... | 1025 |
| Figure 10-82. OUTPUTLATCHFRC Register..... | 1027 |

| | |
|---|------|
| Figure 10-83. OUTPUTLATCHENABLE Register..... | 1029 |
| Figure 10-84. OUTPUTINV Register..... | 1031 |
| Figure 10-85. OUTPUTLOCK Register..... | 1033 |
| Figure 11-1. Analog Subsystem Block Diagram..... | 1041 |
| Figure 11-2. Analog Group Connections..... | 1042 |
| Figure 11-3. Analog Subsystem Block Diagram with AGPIO Implementation..... | 1044 |
| Figure 11-4. EXTROSCCSR1 Register..... | 1050 |
| Figure 11-5. INTERNALTESTCTL Register..... | 1051 |
| Figure 11-6. CONFIGLOCK Register..... | 1053 |
| Figure 11-7. TSNSCTL Register..... | 1054 |
| Figure 11-8. ANAREFCTL Register..... | 1055 |
| Figure 11-9. VMONCTL Register..... | 1056 |
| Figure 11-10. CMPHPMXSEL Register..... | 1057 |
| Figure 11-11. CMPLPMXSEL Register..... | 1058 |
| Figure 11-12. CMPHNMXSEL Register..... | 1059 |
| Figure 11-13. CMPLNMXSEL Register..... | 1060 |
| Figure 11-14. ADCDACLOOPBACK Register..... | 1061 |
| Figure 11-15. CMPSSCTL Register..... | 1062 |
| Figure 11-16. LOCK Register..... | 1063 |
| Figure 11-17. AGPIOCTRLA Register..... | 1065 |
| Figure 11-18. AGPIOCTRLH Register..... | 1067 |
| Figure 12-1. ADC Module Block Diagram..... | 1072 |
| Figure 12-2. SOC Block Diagram..... | 1076 |
| Figure 12-3. Single-Ended Input Model..... | 1078 |
| Figure 12-4. Round Robin Priority Example..... | 1083 |
| Figure 12-5. High Priority Example..... | 1084 |
| Figure 12-6. Burst Priority Example..... | 1086 |
| Figure 12-7. ADC EOC Interrupts..... | 1087 |
| Figure 12-8. ADC PPB Block Diagram..... | 1089 |
| Figure 12-9. ADC PPB Interrupt Event..... | 1091 |
| Figure 12-10. Opens/Shorts Detection Circuit..... | 1093 |
| Figure 12-11. Input Circuit Equivalent with OSDETECT Enabled..... | 1094 |
| Figure 12-12. ADC Timings for 12-bit Mode in Early Interrupt Mode..... | 1097 |
| Figure 12-13. ADC Timings for 12-bit Mode in Late Interrupt Mode..... | 1098 |
| Figure 12-14. Example: Basic Synchronous Operation..... | 1099 |
| Figure 12-15. Example: Synchronous Operation with Multiple Trigger Sources..... | 1100 |
| Figure 12-16. Example: Synchronous Operation with Uneven SOC Numbers..... | 1101 |
| Figure 12-17. Example: Asynchronous Operation with Uneven SOC Numbers – Trigger Overflow..... | 1101 |
| Figure 12-18. Example: Synchronous Equivalent Operation with Non-Overlapping Conversions..... | 1102 |
| Figure 12-19. ADC Reference System..... | 1104 |
| Figure 12-20. CMPSS to ADC Loopback Connection..... | 1105 |
| Figure 12-21. ADCRESULT0 Register..... | 1113 |
| Figure 12-22. ADCRESULT1 Register..... | 1114 |
| Figure 12-23. ADCRESULT2 Register..... | 1115 |
| Figure 12-24. ADCRESULT3 Register..... | 1116 |
| Figure 12-25. ADCRESULT4 Register..... | 1117 |
| Figure 12-26. ADCRESULT5 Register..... | 1118 |
| Figure 12-27. ADCRESULT6 Register..... | 1119 |
| Figure 12-28. ADCRESULT7 Register..... | 1120 |
| Figure 12-29. ADCRESULT8 Register..... | 1121 |
| Figure 12-30. ADCRESULT9 Register..... | 1122 |
| Figure 12-31. ADCRESULT10 Register..... | 1123 |
| Figure 12-32. ADCRESULT11 Register..... | 1124 |
| Figure 12-33. ADCRESULT12 Register..... | 1125 |
| Figure 12-34. ADCRESULT13 Register..... | 1126 |
| Figure 12-35. ADCRESULT14 Register..... | 1127 |
| Figure 12-36. ADCRESULT15 Register..... | 1128 |
| Figure 12-37. ADCPPB1RESULT Register..... | 1129 |
| Figure 12-38. ADCPPB2RESULT Register..... | 1130 |
| Figure 12-39. ADCPPB3RESULT Register..... | 1131 |
| Figure 12-40. ADCPPB4RESULT Register..... | 1132 |

| | |
|--|------|
| Figure 12-41. ADCCTL1 Register..... | 1136 |
| Figure 12-42. ADCCTL2 Register..... | 1138 |
| Figure 12-43. ADCBURSTCTL Register..... | 1139 |
| Figure 12-44. ADCINTFLG Register..... | 1141 |
| Figure 12-45. ADCINTFLGCLR Register..... | 1143 |
| Figure 12-46. ADCINTOVF Register..... | 1144 |
| Figure 12-47. ADCINTOVFCLR Register..... | 1145 |
| Figure 12-48. ADCINTSEL1N2 Register..... | 1146 |
| Figure 12-49. ADCINTSEL3N4 Register..... | 1148 |
| Figure 12-50. ADCSOCPRICL Register..... | 1150 |
| Figure 12-51. ADCINTSOCSEL1 Register..... | 1152 |
| Figure 12-52. ADCINTSOCSEL2 Register..... | 1154 |
| Figure 12-53. ADCSOCFLG1 Register..... | 1156 |
| Figure 12-54. ADCSOCFRC1 Register..... | 1160 |
| Figure 12-55. ADCSOCOVF1 Register..... | 1165 |
| Figure 12-56. ADCSOCOVFCLR1 Register..... | 1168 |
| Figure 12-57. ADCSOC0CTL Register..... | 1171 |
| Figure 12-58. ADCSOC1CTL Register..... | 1173 |
| Figure 12-59. ADCSOC2CTL Register..... | 1175 |
| Figure 12-60. ADCSOC3CTL Register..... | 1177 |
| Figure 12-61. ADCSOC4CTL Register..... | 1179 |
| Figure 12-62. ADCSOC5CTL Register..... | 1181 |
| Figure 12-63. ADCSOC6CTL Register..... | 1183 |
| Figure 12-64. ADCSOC7CTL Register..... | 1185 |
| Figure 12-65. ADCSOC8CTL Register..... | 1187 |
| Figure 12-66. ADCSOC9CTL Register..... | 1189 |
| Figure 12-67. ADCSOC10CTL Register..... | 1191 |
| Figure 12-68. ADCSOC11CTL Register..... | 1193 |
| Figure 12-69. ADCSOC12CTL Register..... | 1195 |
| Figure 12-70. ADCSOC13CTL Register..... | 1197 |
| Figure 12-71. ADCSOC14CTL Register..... | 1199 |
| Figure 12-72. ADCSOC15CTL Register..... | 1201 |
| Figure 12-73. ADCEVTSTAT Register..... | 1203 |
| Figure 12-74. ADCEVTCLR Register..... | 1206 |
| Figure 12-75. ADCEVTSEL Register..... | 1208 |
| Figure 12-76. ADCEVTINTSEL Register..... | 1210 |
| Figure 12-77. ADCOSDETECT Register..... | 1212 |
| Figure 12-78. ADCCOUNTER Register..... | 1213 |
| Figure 12-79. ADCREV Register..... | 1214 |
| Figure 12-80. ADCOFFTRIM Register..... | 1215 |
| Figure 12-81. ADCPPB1CONFIG Register..... | 1216 |
| Figure 12-82. ADCPPB1STAMP Register..... | 1218 |
| Figure 12-83. ADCPPB1OFFCAL Register..... | 1219 |
| Figure 12-84. ADCPPB1OFFREF Register..... | 1220 |
| Figure 12-85. ADCPPB1TRIPHI Register..... | 1221 |
| Figure 12-86. ADCPPB1TRIPLO Register..... | 1222 |
| Figure 12-87. ADCPPB2CONFIG Register..... | 1223 |
| Figure 12-88. ADCPPB2STAMP Register..... | 1225 |
| Figure 12-89. ADCPPB2OFFCAL Register..... | 1226 |
| Figure 12-90. ADCPPB2OFFREF Register..... | 1227 |
| Figure 12-91. ADCPPB2TRIPHI Register..... | 1228 |
| Figure 12-92. ADCPPB2TRIPLO Register..... | 1229 |
| Figure 12-93. ADCPPB3CONFIG Register..... | 1230 |
| Figure 12-94. ADCPPB3STAMP Register..... | 1232 |
| Figure 12-95. ADCPPB3OFFCAL Register..... | 1233 |
| Figure 12-96. ADCPPB3OFFREF Register..... | 1234 |
| Figure 12-97. ADCPPB3TRIPHI Register..... | 1235 |
| Figure 12-98. ADCPPB3TRIPLO Register..... | 1236 |
| Figure 12-99. ADCPPB4CONFIG Register..... | 1237 |
| Figure 12-100. ADCPPB4STAMP Register..... | 1239 |
| Figure 12-101. ADCPPB4OFFCAL Register..... | 1240 |

| | |
|---|------|
| Figure 12-102. ADCPPB4OFFREF Register..... | 1241 |
| Figure 12-103. ADCPPB4TRIPHI Register..... | 1242 |
| Figure 12-104. ADCPPB4TRIPLO Register..... | 1243 |
| Figure 12-105. ADCINTCYCLE Register..... | 1244 |
| Figure 12-106. ADCINLTRIM2 Register..... | 1245 |
| Figure 12-107. ADCINLTRIM3 Register..... | 1246 |
| Figure 13-1. CMPSS Module Block Diagram..... | 1253 |
| Figure 13-2. CMPSS_LITE Module Block Diagram..... | 1254 |
| Figure 13-3. Comparator Block Diagram..... | 1254 |
| Figure 13-4. Reference DAC Block Diagram..... | 1255 |
| Figure 13-5. Ramp Generator Block Diagram..... | 1257 |
| Figure 13-6. Ramp Generator Behavior..... | 1259 |
| Figure 13-7. Digital Filter Behavior..... | 1260 |
| Figure 13-8. COMPCTL Register..... | 1268 |
| Figure 13-9. COMPHYSCTL Register..... | 1270 |
| Figure 13-10. COMPSTS Register..... | 1271 |
| Figure 13-11. COMPSTSCLR Register..... | 1272 |
| Figure 13-12. COMPDACHCTL Register..... | 1273 |
| Figure 13-13. COMPDACHCTL2 Register..... | 1275 |
| Figure 13-14. DACHVALS Register..... | 1276 |
| Figure 13-15. DACHVALA Register..... | 1277 |
| Figure 13-16. RAMPHREFA Register..... | 1278 |
| Figure 13-17. RAMPHREFS Register..... | 1279 |
| Figure 13-18. RAMPHSTEPVALA Register..... | 1280 |
| Figure 13-19. RAMPHSTEPVALS Register..... | 1281 |
| Figure 13-20. RAMPHSTS Register..... | 1282 |
| Figure 13-21. DACLVALS Register..... | 1283 |
| Figure 13-22. DACLVALA Register..... | 1284 |
| Figure 13-23. RAMPHDLYA Register..... | 1285 |
| Figure 13-24. RAMPHDLYS Register..... | 1286 |
| Figure 13-25. CTRIPLFILCTL Register..... | 1287 |
| Figure 13-26. CTRIPLFILCLKCTL Register..... | 1288 |
| Figure 13-27. CTRIPHFIKCTL Register..... | 1289 |
| Figure 13-28. CTRIPHFIKCLKCTL Register..... | 1290 |
| Figure 13-29. COMPLOCK Register..... | 1291 |
| Figure 13-30. COMPDACLCTL Register..... | 1292 |
| Figure 13-31. RAMPLREFA Register..... | 1294 |
| Figure 13-32. RAMPLREFS Register..... | 1295 |
| Figure 13-33. RAMPLSTEPVALA Register..... | 1296 |
| Figure 13-34. RAMPLSTEPVALS Register..... | 1297 |
| Figure 13-35. RAMPLSTS Register..... | 1298 |
| Figure 13-36. RAMPLDLYA Register..... | 1299 |
| Figure 13-37. RAMPLDLYS Register..... | 1300 |
| Figure 13-38. CTRIPLFILCLKCTL2 Register..... | 1301 |
| Figure 13-39. CTRIPHFIKCLKCTL2 Register..... | 1302 |
| Figure 13-40. COMPCTL Register..... | 1304 |
| Figure 13-41. COMPHYSCTL Register..... | 1306 |
| Figure 13-42. COMPSTS Register..... | 1307 |
| Figure 13-43. COMPSTSCLR Register..... | 1308 |
| Figure 13-44. COMPDACHCTL Register..... | 1309 |
| Figure 13-45. DACHVALS Register..... | 1310 |
| Figure 13-46. DACHVALA Register..... | 1311 |
| Figure 13-47. DACLVALS Register..... | 1312 |
| Figure 13-48. DACLVALA Register..... | 1313 |
| Figure 13-49. CTRIPLFILCTL Register..... | 1314 |
| Figure 13-50. CTRIPLFILCLKCTL Register..... | 1315 |
| Figure 13-51. CTRIPHFIKCTL Register..... | 1316 |
| Figure 13-52. CTRIPHFIKCLKCTL Register..... | 1317 |
| Figure 13-53. COMPLOCK Register..... | 1318 |
| Figure 13-54. COMPDACLCTL Register..... | 1319 |
| Figure 13-55. CTRIPLFILCLKCTL2 Register..... | 1320 |

| | |
|--|------|
| Figure 13-56. CTRIPHIFILCLKCTL2 Register..... | 1321 |
| Figure 14-1. Multiple ePWM Modules..... | 1329 |
| Figure 14-2. Submodules and Signal Connections for an ePWM Module..... | 1330 |
| Figure 14-3. ePWM Modules and Critical Internal Signal Interconnects..... | 1332 |
| Figure 14-4. Time-Base Submodule..... | 1335 |
| Figure 14-5. Time-Base Submodule Signals and Registers..... | 1336 |
| Figure 14-6. Time-Base Frequency and Period..... | 1338 |
| Figure 14-7. Time-Base Counter Synchronization Scheme..... | 1340 |
| Figure 14-8. ePWM External SYNC Output..... | 1341 |
| Figure 14-9. Time-Base Up-Count Mode Waveforms..... | 1344 |
| Figure 14-10. Time-Base Down-Count Mode Waveforms..... | 1345 |
| Figure 14-11. Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event..... | 1346 |
| Figure 14-12. Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event..... | 1347 |
| Figure 14-13. Global Load: Signals and Registers..... | 1348 |
| Figure 14-14. One-Shot Sync Mode..... | 1349 |
| Figure 14-15. Counter-Compare Submodule..... | 1350 |
| Figure 14-16. Detailed View of the Counter-Compare Submodule..... | 1351 |
| Figure 14-17. Counter-Compare Event Waveforms in Up-Count Mode..... | 1354 |
| Figure 14-18. Counter-Compare Events in Down-Count Mode..... | 1354 |
| Figure 14-19. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event..... | 1355 |
| Figure 14-20. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event..... | 1355 |
| Figure 14-21. Action-Qualifier Submodule..... | 1356 |
| Figure 14-22. Action-Qualifier Submodule Inputs and Outputs..... | 1357 |
| Figure 14-23. Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs..... | 1358 |
| Figure 14-24. AQCTL[SHDWAQAMODE]..... | 1361 |
| Figure 14-25. AQCTL[SHDWAQBMODE]..... | 1361 |
| Figure 14-26. Up-Down Count Mode Symmetrical Waveform..... | 1363 |
| Figure 14-27. Up, Single Edge Asymmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB—Active High..... | 1364 |
| Figure 14-28. Up, Single Edge Asymmetric Waveform with Independent Modulation on EPWMxA and EPWMxB—Active Low..... | 1365 |
| Figure 14-29. Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA..... | 1366 |
| Figure 14-30. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Active Low..... | 1366 |
| Figure 14-31. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Complementary..... | 1367 |
| Figure 14-32. Up-Down Count, Dual-Edge Asymmetric Waveform, with Independent Modulation on EPWMxA—Active Low..... | 1367 |
| Figure 14-33. Up-Down Count, PWM Waveform Generation Utilizing T1 and T2 Events..... | 1368 |
| Figure 14-34. Dead_Band Submodule..... | 1369 |
| Figure 14-35. Configuration Options for the Dead-Band Submodule..... | 1372 |
| Figure 14-36. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)..... | 1374 |
| Figure 14-37. PWM Chopper Submodule..... | 1376 |
| Figure 14-38. PWM Chopper Submodule Operational Details..... | 1377 |
| Figure 14-39. Simple PWM Chopper Submodule Waveforms Showing Chopping Action Only..... | 1377 |
| Figure 14-40. PWM Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses..... | 1378 |
| Figure 14-41. PWM Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses | 1379 |
| Figure 14-42. Trip-Zone Submodule..... | 1380 |
| Figure 14-43. Trip-Zone Submodule Mode Control Logic..... | 1384 |
| Figure 14-44. Trip-Zone Submodule Interrupt Logic..... | 1385 |
| Figure 14-45. Event-Trigger Submodule..... | 1386 |
| Figure 14-46. Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs..... | 1387 |
| Figure 14-47. Event-Trigger Interrupt Generator..... | 1389 |
| Figure 14-48. Event-Trigger SOCA Pulse Generator..... | 1390 |
| Figure 14-49. Event-Trigger SOCB Pulse Generator..... | 1390 |
| Figure 14-50. Digital-Compare Submodule High-Level Block Diagram..... | 1391 |
| Figure 14-51. GPIO MUX-to-Trip Input Connectivity..... | 1392 |
| Figure 14-52. DCxEVT1 Event Triggering..... | 1395 |
| Figure 14-53. DCxEVT2 Event Triggering..... | 1396 |

| | |
|--|------|
| Figure 14-54. Event Filtering..... | 1397 |
| Figure 14-55. Blanking Window Timing Diagram..... | 1398 |
| Figure 14-56. Valley Switching..... | 1400 |
| Figure 14-57. ePWM X-BAR..... | 1401 |
| Figure 14-58. Simplified ePWM Module..... | 1402 |
| Figure 14-59. EPWM1 Configured as a Typical Master, EPWM2 Configured as a Slave | 1403 |
| Figure 14-60. Control of Four Buck Stages. Here $F_{PWM1} \neq F_{PWM2} \neq F_{PWM3} \neq F_{PWM4}$ | 1404 |
| Figure 14-61. Buck Waveforms for Control of Four Buck Stages (Note: Only three bucks shown here)..... | 1405 |
| Figure 14-62. Control of Four Buck Stages. (Note: $F_{PWM2} = N \times F_{PWM1}$)..... | 1406 |
| Figure 14-63. Buck Waveforms for Control of Four Buck Stages (Note: $F_{PWM2} = F_{PWM1}$)..... | 1407 |
| Figure 14-64. Control of Two Half-H Bridge Stages ($F_{PWM2} = N \times F_{PWM1}$)..... | 1408 |
| Figure 14-65. Half-H Bridge Waveforms for Control of Two Half-H Bridge Stages (Note: Here $F_{PWM2} = F_{PWM1}$)..... | 1409 |
| Figure 14-66. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control..... | 1410 |
| Figure 14-67. 3-Phase Inverter Waveforms for Control of Dual 3-Phase Inverter Stages (Only One Inverter Shown)..... | 1411 |
| Figure 14-68. Configuring Two PWM Modules for Phase Control..... | 1412 |
| Figure 14-69. Timing Waveforms Associated with Phase Control Between Two Modules..... | 1413 |
| Figure 14-70. Control of 3-Phase Interleaved DC/DC Converter..... | 1414 |
| Figure 14-71. 3-Phase Interleaved DC/DC Converter Waveforms for Control of 3-Phase Interleaved DC/DC Converter..... | 1415 |
| Figure 14-72. Control of Full-H Bridge Stage ($F_{PWM2} = F_{PWM1}$)..... | 1416 |
| Figure 14-73. ZVS Full-H Bridge Waveforms..... | 1417 |
| Figure 14-74. Peak Current Mode Control of Buck Converter..... | 1418 |
| Figure 14-75. Peak Current Mode Control Waveforms for Control of Buck Converter..... | 1418 |
| Figure 14-76. Control of Two Resonant Converter Stages..... | 1419 |
| Figure 14-77. H-Bridge LLC Resonant Converter PWM Waveforms..... | 1419 |
| Figure 14-78. HRPWM Block Diagram..... | 1421 |
| Figure 14-79. Resolution Calculations for Conventionally Generated PWM..... | 1422 |
| Figure 14-80. Operating Logic Using MEP..... | 1423 |
| Figure 14-81. HRPWM Extension Registers and Memory Configuration..... | 1424 |
| Figure 14-82. HRPWM System Interface..... | 1425 |
| Figure 14-83. HRPWM and HRCAL Source Clock..... | 1426 |
| Figure 14-84. Required PWM Waveform for a Requested Duty = 40.5%..... | 1429 |
| Figure 14-85. Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)..... | 1432 |
| Figure 14-86. High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)..... | 1433 |
| Figure 14-87. Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)..... | 1433 |
| Figure 14-88. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)..... | 1433 |
| Figure 14-89. Simple Buck Controlled Converter Using a Single PWM..... | 1440 |
| Figure 14-90. PWM Waveform Generated for Simple Buck Controlled Converter..... | 1440 |
| Figure 14-91. Simple Reconstruction Filter for a PWM-based DAC..... | 1442 |
| Figure 14-92. PWM Waveform Generated for the PWM DAC Function..... | 1442 |
| Figure 14-93. TBCTL Register..... | 1458 |
| Figure 14-94. TBCTL2 Register..... | 1460 |
| Figure 14-95. EPWMSYNCINSEL Register..... | 1461 |
| Figure 14-96. TBCTR Register..... | 1462 |
| Figure 14-97. TBSTS Register..... | 1463 |
| Figure 14-98. EPWMSYNCOUTEN Register..... | 1464 |
| Figure 14-99. TBCTL3 Register..... | 1466 |
| Figure 14-100. CMPCTL Register..... | 1467 |
| Figure 14-101. CMPCTL2 Register..... | 1469 |
| Figure 14-102. DBCTL Register..... | 1471 |
| Figure 14-103. DBCTL2 Register..... | 1474 |
| Figure 14-104. AQCTL Register..... | 1475 |
| Figure 14-105. AQTSRCSEL Register..... | 1477 |
| Figure 14-106. PCCTL Register..... | 1478 |
| Figure 14-107. VCAPCTL Register..... | 1480 |
| Figure 14-108. VCNTCFG Register..... | 1482 |
| Figure 14-109. HRCNFG Register..... | 1484 |
| Figure 14-110. HRPWR Register..... | 1486 |
| Figure 14-111. HRMSTEP Register..... | 1487 |
| Figure 14-112. HRCNFG2 Register..... | 1488 |
| Figure 14-113. HRPCTL Register..... | 1489 |
| Figure 14-114. TRREM Register..... | 1491 |

| | |
|---|------|
| Figure 14-115. GLDCTL Register..... | 1492 |
| Figure 14-116. GLDCFG Register..... | 1494 |
| Figure 14-117. EPWMXLINK Register..... | 1496 |
| Figure 14-118. AQCTLA Register..... | 1498 |
| Figure 14-119. AQCTLA2 Register..... | 1500 |
| Figure 14-120. AQCTLB Register..... | 1501 |
| Figure 14-121. AQCTLB2 Register..... | 1503 |
| Figure 14-122. AQSFRG Register..... | 1504 |
| Figure 14-123. AQCFSRG Register..... | 1505 |
| Figure 14-124. DBREDHR Register..... | 1506 |
| Figure 14-125. DBRED Register..... | 1507 |
| Figure 14-126. DBFEDHR Register..... | 1508 |
| Figure 14-127. DBFED Register..... | 1509 |
| Figure 14-128. TBPHS Register..... | 1510 |
| Figure 14-129. TBPRDHR Register..... | 1511 |
| Figure 14-130. TBPRD Register..... | 1512 |
| Figure 14-131. CMPA Register..... | 1513 |
| Figure 14-132. CMPB Register..... | 1514 |
| Figure 14-133. CMPC Register..... | 1515 |
| Figure 14-134. CMPD Register..... | 1516 |
| Figure 14-135. GLDCTL2 Register..... | 1517 |
| Figure 14-136. SWVDELVAL Register..... | 1518 |
| Figure 14-137. TZSEL Register..... | 1519 |
| Figure 14-138. TZDCSEL Register..... | 1521 |
| Figure 14-139. TZCTL Register..... | 1522 |
| Figure 14-140. TZCTL2 Register..... | 1524 |
| Figure 14-141. TZCTLDCA Register..... | 1526 |
| Figure 14-142. TZCTLDCB Register..... | 1528 |
| Figure 14-143. TZEINT Register..... | 1530 |
| Figure 14-144. TZFLG Register..... | 1531 |
| Figure 14-145. TZCBCFLG Register..... | 1533 |
| Figure 14-146. TZOSTFLG Register..... | 1535 |
| Figure 14-147. TZCLR Register..... | 1537 |
| Figure 14-148. TZCBCCLR Register..... | 1539 |
| Figure 14-149. TZOSTCLR Register..... | 1540 |
| Figure 14-150. TZFRC Register..... | 1541 |
| Figure 14-151. ETSEL Register..... | 1542 |
| Figure 14-152. ETPS Register..... | 1545 |
| Figure 14-153. ETFLG Register..... | 1548 |
| Figure 14-154. ETCLR Register..... | 1549 |
| Figure 14-155. ETFRC Register..... | 1550 |
| Figure 14-156. ETINTPS Register..... | 1551 |
| Figure 14-157. ETSOCPS Register..... | 1552 |
| Figure 14-158. ETCNTINITCTL Register..... | 1554 |
| Figure 14-159. ETCNTINIT Register..... | 1555 |
| Figure 14-160. DCTRIPSEL Register..... | 1556 |
| Figure 14-161. DCACTL Register..... | 1558 |
| Figure 14-162. DCBCTL Register..... | 1560 |
| Figure 14-163. DCFCTL Register..... | 1562 |
| Figure 14-164. DCCAPCTL Register..... | 1564 |
| Figure 14-165. DCFOFFSET Register..... | 1566 |
| Figure 14-166. DCFOFFSETCNT Register..... | 1567 |
| Figure 14-167. DCFWINDOW Register..... | 1568 |
| Figure 14-168. DCFWINDOWCNT Register..... | 1569 |
| Figure 14-169. BLANKPULSEMIXSEL Register..... | 1570 |
| Figure 14-170. DCCAP Register..... | 1572 |
| Figure 14-171. DCAHTRIPSEL Register..... | 1573 |
| Figure 14-172. DCALTRIPSEL Register..... | 1575 |
| Figure 14-173. DCBHTRIPSEL Register..... | 1577 |
| Figure 14-174. DCBLTRIPSEL Register..... | 1579 |
| Figure 14-175. EPWMLOCK Register..... | 1581 |

| | |
|---|------|
| Figure 14-176. HWDELVAL Register..... | 1583 |
| Figure 14-177. VCNTVAL Register..... | 1584 |
| Figure 15-1. Capture and APWM Modes of Operation..... | 1602 |
| Figure 15-2. Counter Compare and PRD Effects on the eCAP Output in APWM Mode..... | 1603 |
| Figure 15-3. eCAP Block Diagram..... | 1604 |
| Figure 15-4. Event Prescale Control..... | 1605 |
| Figure 15-5. Prescale Function Waveforms..... | 1605 |
| Figure 15-6. Details of the Continuous/One-shot Block..... | 1606 |
| Figure 15-7. Details of the Counter and Synchronization Block..... | 1607 |
| Figure 15-8. eCAP Synchronization Scheme..... | 1608 |
| Figure 15-9. Interrupts in eCAP Module..... | 1609 |
| Figure 15-10. PWM Waveform Details Of APWM Mode Operation..... | 1610 |
| Figure 15-11. Time-Base Frequency and Period Calculation..... | 1611 |
| Figure 15-12. Capture Sequence for Absolute Time-stamp and Rising-Edge Detect..... | 1612 |
| Figure 15-13. Capture Sequence for Absolute Time-stamp with Rising- and Falling-Edge Detect..... | 1613 |
| Figure 15-14. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect..... | 1614 |
| Figure 15-15. Capture Sequence for Delta Mode Time-stamp with Rising- and Falling-Edge Detect..... | 1615 |
| Figure 15-16. PWM Waveform Details of APWM Mode Operation..... | 1616 |
| Figure 15-17. TSCTR Register..... | 1620 |
| Figure 15-18. CTRPHS Register..... | 1621 |
| Figure 15-19. CAP1 Register..... | 1622 |
| Figure 15-20. CAP2 Register..... | 1623 |
| Figure 15-21. CAP3 Register..... | 1624 |
| Figure 15-22. CAP4 Register..... | 1625 |
| Figure 15-23. ECCTL0 Register..... | 1626 |
| Figure 15-24. ECCTL1 Register..... | 1627 |
| Figure 15-25. ECCTL2 Register..... | 1629 |
| Figure 15-26. ECEINT Register..... | 1631 |
| Figure 15-27. ECFLG Register..... | 1633 |
| Figure 15-28. ECCLR Register..... | 1635 |
| Figure 15-29. ECFRC Register..... | 1636 |
| Figure 15-30. ECAPSYNCINSEL Register..... | 1637 |
| Figure 16-1. Optical Encoder Disk..... | 1641 |
| Figure 16-2. QEP Encoder Output Signal for Forward/Reverse Movement..... | 1641 |
| Figure 16-3. Index Pulse Example..... | 1642 |
| Figure 16-4. Using eQEP to Decode Signals from SinCos Transducer..... | 1645 |
| Figure 16-5. Functional Block Diagram of the eQEP Peripheral..... | 1647 |
| Figure 16-6. Functional Block Diagram of Decoder Unit..... | 1649 |
| Figure 16-7. Quadrature Decoder State Machine..... | 1650 |
| Figure 16-8. Quadrature-clock and Direction Decoding..... | 1651 |
| Figure 16-9. Position Counter Reset by Index Pulse for 1000-Line Encoder (QPOSMAX = 3999 or 0xF9F)..... | 1653 |
| Figure 16-10. Position Counter Underflow/Overflow (QPOSMAX = 4)..... | 1654 |
| Figure 16-11. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1)..... | 1656 |
| Figure 16-12. Strobe Event Latch (QEPCTL[SEL] = 1)..... | 1656 |
| Figure 16-13. Latching Position Counter on ADCSOCA/ADCSOCB Event..... | 1657 |
| Figure 16-14. eQEP Position-compare Unit..... | 1658 |
| Figure 16-15. eQEP Position-compare Event Generation Points..... | 1659 |
| Figure 16-16. eQEP Position-compare Sync Output Pulse Stretcher..... | 1659 |
| Figure 16-17. eQEP Edge Capture Unit..... | 1661 |
| Figure 16-18. Unit Position Event for Low Speed Measurement (QCAPCTL[UUPS] = 0010)..... | 1662 |
| Figure 16-19. eQEP Edge Capture Unit - Timing Details..... | 1662 |
| Figure 16-20. eQEP Watchdog Timer..... | 1664 |
| Figure 16-21. eQEP Unit Timer Base..... | 1664 |
| Figure 16-22. QMA Module Block Diagram..... | 1665 |
| Figure 16-23. QMA Mode-1..... | 1666 |
| Figure 16-24. QMA Mode-2..... | 1667 |
| Figure 16-25. eQEP Interrupt Generation..... | 1668 |
| Figure 16-26. QPOSCNT Register..... | 1675 |
| Figure 16-27. QPOSINIT Register..... | 1676 |
| Figure 16-28. QPOSMAX Register..... | 1677 |
| Figure 16-29. QPOSCMP Register..... | 1678 |

| | |
|--|------|
| Figure 16-30. QPOSILAT Register..... | 1679 |
| Figure 16-31. QPOSSLAT Register..... | 1680 |
| Figure 16-32. QPOSLAT Register..... | 1681 |
| Figure 16-33. QUTMR Register..... | 1682 |
| Figure 16-34. QUPRD Register..... | 1683 |
| Figure 16-35. QWDTMR Register..... | 1684 |
| Figure 16-36. QWDPRD Register..... | 1685 |
| Figure 16-37. QDECCTL Register..... | 1686 |
| Figure 16-38. QEPCCTL Register..... | 1688 |
| Figure 16-39. QCAPCTL Register..... | 1690 |
| Figure 16-40. QPOSCTL Register..... | 1691 |
| Figure 16-41. QEINT Register..... | 1692 |
| Figure 16-42. QFLG Register..... | 1694 |
| Figure 16-43. QCLR Register..... | 1696 |
| Figure 16-44. QFRC Register..... | 1698 |
| Figure 16-45. QEPSTS Register..... | 1700 |
| Figure 16-46. QCTMR Register..... | 1702 |
| Figure 16-47. QCPRD Register..... | 1703 |
| Figure 16-48. QCTMRLAT Register..... | 1704 |
| Figure 16-49. QCPRDLAT Register..... | 1705 |
| Figure 16-50. REV Register..... | 1706 |
| Figure 16-51. QEPSTROBESEL Register..... | 1707 |
| Figure 16-52. QMACTRL Register..... | 1708 |
| Figure 16-53. QEPSRCSEL Register..... | 1709 |
| Figure 17-1. CAN Block Diagram..... | 1715 |
| Figure 17-2. Accessing Message Objects Through IFx Registers..... | 1716 |
| Figure 17-3. CAN_MUX..... | 1721 |
| Figure 17-4. CAN Core in Silent Mode..... | 1722 |
| Figure 17-5. CAN Core in Loopback Mode..... | 1723 |
| Figure 17-6. CAN Core in External Loopback Mode..... | 1724 |
| Figure 17-7. CAN Core in Loopback Combined with Silent Mode..... | 1725 |
| Figure 17-8. CAN Interrupt Topology 1..... | 1727 |
| Figure 17-9. CAN Interrupt Topology 2..... | 1727 |
| Figure 17-10. Initialization of a Transmit Object..... | 1730 |
| Figure 17-11. Initialization of a Single Receive Object for Data Frames..... | 1730 |
| Figure 17-12. Initialization of a Single Receive Object for Remote Frames..... | 1731 |
| Figure 17-13. CPU Handling of a FIFO Buffer (Interrupt Driven)..... | 1736 |
| Figure 17-14. Bit Timing..... | 1737 |
| Figure 17-15. Propagation Time Segment..... | 1738 |
| Figure 17-16. Synchronization on Late and Early Edges..... | 1740 |
| Figure 17-17. Filtering of Short Dominant Spikes..... | 1741 |
| Figure 17-18. Structure of the CAN Core's CAN Protocol Controller..... | 1743 |
| Figure 17-19. Data Transfer Between IF1 / IF2 Registers and Message RAM..... | 1747 |
| Figure 17-20. Structure of a Message Object..... | 1748 |
| Figure 17-21. Message RAM Representation in Debug Mode..... | 1752 |
| Figure 17-22. CAN_CTL Register..... | 1758 |
| Figure 17-23. CAN_ES Register..... | 1761 |
| Figure 17-24. CAN_ERRC Register..... | 1763 |
| Figure 17-25. CAN_BTR Register..... | 1764 |
| Figure 17-26. CAN_INT Register..... | 1766 |
| Figure 17-27. CAN_TEST Register..... | 1767 |
| Figure 17-28. CAN_PERR Register..... | 1769 |
| Figure 17-29. CAN_RAM_INIT Register..... | 1770 |
| Figure 17-30. CAN_GLB_INT_EN Register..... | 1771 |
| Figure 17-31. CAN_GLB_INT_FLG Register..... | 1772 |
| Figure 17-32. CAN_GLB_INT_CLR Register..... | 1773 |
| Figure 17-33. CAN_ABOTR Register..... | 1774 |
| Figure 17-34. CAN_TXRQ_X Register..... | 1775 |
| Figure 17-35. CAN_TXRQ_21 Register..... | 1776 |
| Figure 17-36. CAN_NDAT_X Register..... | 1777 |
| Figure 17-37. CAN_NDAT_21 Register..... | 1778 |

| | |
|---|------|
| Figure 17-38. CAN_IPEN_X Register..... | 1779 |
| Figure 17-39. CAN_IPEN_21 Register..... | 1780 |
| Figure 17-40. CAN_MVAL_X Register..... | 1781 |
| Figure 17-41. CAN_MVAL_21 Register..... | 1782 |
| Figure 17-42. CAN_IP_MUX21 Register..... | 1783 |
| Figure 17-43. CAN_IF1CMD Register..... | 1784 |
| Figure 17-44. CAN_IF1MSK Register..... | 1787 |
| Figure 17-45. CAN_IF1ARB Register..... | 1788 |
| Figure 17-46. CAN_IF1MCTL Register..... | 1790 |
| Figure 17-47. CAN_IF1DATA Register..... | 1792 |
| Figure 17-48. CAN_IF1DATB Register..... | 1793 |
| Figure 17-49. CAN_IF2CMD Register..... | 1794 |
| Figure 17-50. CAN_IF2MSK Register..... | 1797 |
| Figure 17-51. CAN_IF2ARB Register..... | 1798 |
| Figure 17-52. CAN_IF2MCTL Register..... | 1800 |
| Figure 17-53. CAN_IF2DATA Register..... | 1802 |
| Figure 17-54. CAN_IF2DATB Register..... | 1803 |
| Figure 17-55. CAN_IF3MSK Register..... | 1804 |
| Figure 17-56. CAN_IF3ARB Register..... | 1805 |
| Figure 17-57. CAN_IF3MCTL Register..... | 1806 |
| Figure 17-58. CAN_IF3DATA Register..... | 1808 |
| Figure 17-59. CAN_IF3DATB Register..... | 1809 |
| Figure 17-60. CAN_IF3UPD Register..... | 1810 |
| Figure 18-1. MCAN Module Overview..... | 1815 |
| Figure 18-2. MCAN Typical Bus Wiring..... | 1816 |
| Figure 18-3. MCAN Integration..... | 1818 |
| Figure 18-4. MCAN Block Diagram..... | 1820 |
| Figure 18-5. CAN FD Frame..... | 1823 |
| Figure 18-6. CAN Bit Timing..... | 1825 |
| Figure 18-7. Transmitter Delay Measurement..... | 1826 |
| Figure 18-8. Connection of Signals in Bus Monitoring Mode..... | 1827 |
| Figure 18-9. Auto Wakeup Enabled Exit from Power Down..... | 1830 |
| Figure 18-10. External Loop Back Mode..... | 1831 |
| Figure 18-11. Internal Loop Back Mode..... | 1832 |
| Figure 18-12. External Timestamp Counter Interrupt..... | 1833 |
| Figure 18-13. Standard Message ID Filter Path..... | 1838 |
| Figure 18-14. Extended Message ID Filter Path..... | 1839 |
| Figure 18-15. Rx FIFO Status..... | 1840 |
| Figure 18-16. Rx FIFO Overflow Handling..... | 1841 |
| Figure 18-17. Mixed Dedicated Tx Buffers /Tx FIFO (example)..... | 1845 |
| Figure 18-18. Mixed Dedicated Tx Buffers /Tx Queue (example)..... | 1845 |
| Figure 18-19. Message RAM Configuration..... | 1847 |
| Figure 18-20. Rx Buffer/Rx FIFO Element Structure..... | 1848 |
| Figure 18-21. Tx Buffer Element Structure..... | 1850 |
| Figure 18-22. Tx Event FIFO Element Structure..... | 1852 |
| Figure 18-23. Standard Message ID Filter Element Structure..... | 1853 |
| Figure 18-24. Extended Message ID Filter Element Structure..... | 1855 |
| Figure 18-25. MCANSS_PID Register..... | 1862 |
| Figure 18-26. MCANSS_CTRL Register..... | 1863 |
| Figure 18-27. MCANSS_STAT Register..... | 1864 |
| Figure 18-28. MCANSS_ICS Register..... | 1865 |
| Figure 18-29. MCANSS_IRS Register..... | 1866 |
| Figure 18-30. MCANSS_IECS Register..... | 1867 |
| Figure 18-31. MCANSS_IE Register..... | 1868 |
| Figure 18-32. MCANSS_IERS Register..... | 1869 |
| Figure 18-33. MCANSS_EOI Register..... | 1870 |
| Figure 18-34. MCANSS_EXT_TS_PRESCALER Register..... | 1871 |
| Figure 18-35. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register..... | 1872 |
| Figure 18-36. MCAN_CREL Register..... | 1875 |
| Figure 18-37. MCAN_ENDN Register..... | 1876 |
| Figure 18-38. MCAN_DBTP Register..... | 1877 |

| | |
|--|------|
| Figure 18-39. MCAN_TEST Register..... | 1879 |
| Figure 18-40. MCAN_RWD Register..... | 1880 |
| Figure 18-41. MCAN_CCCR Register..... | 1881 |
| Figure 18-42. MCAN_NBTP Register..... | 1884 |
| Figure 18-43. MCAN_TSCL Register..... | 1886 |
| Figure 18-44. MCAN_TSCV Register..... | 1887 |
| Figure 18-45. MCAN_TOCC Register..... | 1888 |
| Figure 18-46. MCAN_TOCV Register..... | 1889 |
| Figure 18-47. MCAN_ECR Register..... | 1890 |
| Figure 18-48. MCAN_PSR Register..... | 1891 |
| Figure 18-49. MCAN_TDCR Register..... | 1894 |
| Figure 18-50. MCAN_IR Register..... | 1895 |
| Figure 18-51. MCAN_IE Register..... | 1899 |
| Figure 18-52. MCAN_ILS Register..... | 1901 |
| Figure 18-53. MCAN_IIE Register..... | 1904 |
| Figure 18-54. MCAN_GFC Register..... | 1905 |
| Figure 18-55. MCAN_SIDFC Register..... | 1906 |
| Figure 18-56. MCAN_XIDFC Register..... | 1907 |
| Figure 18-57. MCAN_XIDAM Register..... | 1908 |
| Figure 18-58. MCAN_HPMIS Register..... | 1909 |
| Figure 18-59. MCAN_NDAT1 Register..... | 1910 |
| Figure 18-60. MCAN_NDAT2 Register..... | 1913 |
| Figure 18-61. MCAN_RXFOC Register..... | 1916 |
| Figure 18-62. MCAN_RXF0S Register..... | 1917 |
| Figure 18-63. MCAN_RXFOA Register..... | 1918 |
| Figure 18-64. MCAN_RXBC Register..... | 1919 |
| Figure 18-65. MCAN_RXF1C Register..... | 1920 |
| Figure 18-66. MCAN_RXF1S Register..... | 1921 |
| Figure 18-67. MCAN_RXF1A Register..... | 1922 |
| Figure 18-68. MCAN_RXESC Register..... | 1923 |
| Figure 18-69. MCAN_TXBC Register..... | 1925 |
| Figure 18-70. MCAN_TXFQS Register..... | 1927 |
| Figure 18-71. MCAN_TXESC Register..... | 1928 |
| Figure 18-72. MCAN_TXBGP Register..... | 1929 |
| Figure 18-73. MCAN_TXBAR Register..... | 1932 |
| Figure 18-74. MCAN_TXBCR Register..... | 1934 |
| Figure 18-75. MCAN_TXBTO Register..... | 1936 |
| Figure 18-76. MCAN_TXBDF Register..... | 1938 |
| Figure 18-77. MCAN_TXBTF Register..... | 1940 |
| Figure 18-78. MCAN_TXBCE Register..... | 1944 |
| Figure 18-79. MCAN_TXEFC Register..... | 1948 |
| Figure 18-80. MCAN_TXEFS Register..... | 1949 |
| Figure 18-81. MCAN_TXEFA Register..... | 1950 |
| Figure 18-82. MCANERR_REV Register..... | 1953 |
| Figure 18-83. MCANERR_VECTOR Register..... | 1954 |
| Figure 18-84. MCANERR_STAT Register..... | 1955 |
| Figure 18-85. MCANERR_WRAP_REV Register..... | 1956 |
| Figure 18-86. MCANERR_CTRL Register..... | 1957 |
| Figure 18-87. MCANERR_ERR_CTRL1 Register..... | 1959 |
| Figure 18-88. MCANERR_ERR_CTRL2 Register..... | 1960 |
| Figure 18-89. MCANERR_ERR_STAT1 Register..... | 1961 |
| Figure 18-90. MCANERR_ERR_STAT2 Register..... | 1963 |
| Figure 18-91. MCANERR_ERR_STAT3 Register..... | 1964 |
| Figure 18-92. MCANERR_SEC_EOI Register..... | 1965 |
| Figure 18-93. MCANERR_SEC_STATUS Register..... | 1966 |
| Figure 18-94. MCANERR_SEC_ENABLE_SET Register..... | 1967 |
| Figure 18-95. MCANERR_SEC_ENABLE_CLR Register..... | 1968 |
| Figure 18-96. MCANERR_DED_EOI Register..... | 1969 |
| Figure 18-97. MCANERR_DED_STATUS Register..... | 1970 |
| Figure 18-98. MCANERR_DED_ENABLE_SET Register..... | 1971 |
| Figure 18-99. MCANERR_DED_ENABLE_CLR Register..... | 1972 |

| | |
|---|------|
| Figure 18-100. MCANERR_AGGR_ENABLE_SET Register..... | 1973 |
| Figure 18-101. MCANERR_AGGR_ENABLE_CLR Register..... | 1974 |
| Figure 18-102. MCANERR_AGGR_STATUS_SET Register..... | 1975 |
| Figure 18-103. MCANERR_AGGR_STATUS_CLR Register..... | 1976 |
| Figure 19-1. Multiple I2C Modules Connected..... | 1982 |
| Figure 19-2. I2C Module Conceptual Block Diagram..... | 1985 |
| Figure 19-3. Clocking Diagram for the I2C Module..... | 1985 |
| Figure 19-4. Roles of the Clock Divide-Down Values (ICCL and ICCH)..... | 1986 |
| Figure 19-5. Bit Transfer on the I2C bus..... | 1987 |
| Figure 19-6. I2C Slave TX / RX Flowchart..... | 1989 |
| Figure 19-7. I2C Master TX / RX Flowchart..... | 1990 |
| Figure 19-8. I2C Module START and STOP Conditions..... | 1991 |
| Figure 19-9. I2C Module Data Transfer (7-Bit Addressing with 8-bit Data Configuration Shown)..... | 1992 |
| Figure 19-10. I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMDR)..... | 1993 |
| Figure 19-11. I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMDR)..... | 1993 |
| Figure 19-12. I2C Module Free Data Format (FDF = 1 in I2CMDR)..... | 1994 |
| Figure 19-13. Repeated START Condition (in This Case, 7-Bit Addressing Format)..... | 1994 |
| Figure 19-14. Synchronization of Two I2C Clock Generators During Arbitration..... | 1995 |
| Figure 19-15. Arbitration Procedure Between Two Master-Transmitters..... | 1996 |
| Figure 19-16. Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit..... | 1997 |
| Figure 19-17. Enable Paths of the I2C Interrupt Requests..... | 2000 |
| Figure 19-18. Backwards Compatibility Mode and Forward Compatibility Bit, Slave Transmitter..... | 2001 |
| Figure 19-19. I2C FIFO Interrupt..... | 2002 |
| Figure 19-20. I2COAR Register..... | 2007 |
| Figure 19-21. I2CIER Register..... | 2008 |
| Figure 19-22. I2CSTR Register..... | 2009 |
| Figure 19-23. I2CCLKL Register..... | 2013 |
| Figure 19-24. I2CCLKH Register..... | 2014 |
| Figure 19-25. I2CCNT Register..... | 2015 |
| Figure 19-26. I2CDRR Register..... | 2016 |
| Figure 19-27. I2CSAR Register..... | 2017 |
| Figure 19-28. I2CDXR Register..... | 2018 |
| Figure 19-29. I2CMDR Register..... | 2019 |
| Figure 19-30. I2CISRC Register..... | 2023 |
| Figure 19-31. I2CEMDR Register..... | 2024 |
| Figure 19-32. I2CPSC Register..... | 2025 |
| Figure 19-33. I2CFFTX Register..... | 2026 |
| Figure 19-34. I2CFFRX Register..... | 2028 |
| Figure 20-1. PMBus Module Block Diagram..... | 2033 |
| Figure 20-2. Quick Command Message..... | 2035 |
| Figure 20-3. Send Byte Message With and Without PEC..... | 2036 |
| Figure 20-4. Receive Byte Message With and Without PEC..... | 2036 |
| Figure 20-5. Write Byte and Write Word Messages With and Without PEC..... | 2037 |
| Figure 20-6. Read Byte and Read Word Messages With and Without PEC..... | 2038 |
| Figure 20-7. Process Call Message With and Without PEC..... | 2039 |
| Figure 20-8. Block Write Message With and Without PEC..... | 2039 |
| Figure 20-9. Block Read Message With and Without PEC..... | 2040 |
| Figure 20-10. Block Write-Block Read Process Call Message With and Without PEC..... | 2041 |
| Figure 20-11. Alert Response Message..... | 2041 |
| Figure 20-12. Extended Command Write Byte and Write Word Messages With and Without PEC..... | 2042 |
| Figure 20-13. Extended Command Read Byte and Read Word Messages With and Without PEC..... | 2043 |
| Figure 20-14. Group Command Message With and Without PEC..... | 2044 |
| Figure 20-15. Quick Command Message..... | 2045 |
| Figure 20-16. Send Byte Message With and Without PEC..... | 2046 |
| Figure 20-17. Receive Byte Message With and Without PEC..... | 2046 |
| Figure 20-18. Write Byte and Write Word Messages With and Without PEC..... | 2047 |
| Figure 20-19. Read Byte and Read Word Messages With and Without PEC..... | 2048 |
| Figure 20-20. Process Call Message With and Without PEC..... | 2049 |
| Figure 20-21. Block Write Message With and Without PEC..... | 2050 |
| Figure 20-22. Block Read Message With and Without PEC..... | 2051 |
| Figure 20-23. Block Write-Block Read Process Call Message With and Without PEC..... | 2052 |

| | |
|---|------|
| Figure 20-24. Alert Response Message..... | 2052 |
| Figure 20-25. Extended Command Write Byte and Write Word Messages With and Without PEC..... | 2053 |
| Figure 20-26. Extended Command Read Byte and Read Word Messages With and Without PEC..... | 2054 |
| Figure 20-27. Group Command Message With and Without PEC..... | 2055 |
| Figure 20-28. PMBMC Register..... | 2057 |
| Figure 20-29. PMBTXBUF Register..... | 2059 |
| Figure 20-30. PMBRXBUF Register..... | 2060 |
| Figure 20-31. PMBACK Register..... | 2061 |
| Figure 20-32. PMBSTS Register..... | 2062 |
| Figure 20-33. PMBINTM Register..... | 2064 |
| Figure 20-34. PMBSC Register..... | 2066 |
| Figure 20-35. PMBHSA Register..... | 2068 |
| Figure 20-36. PMBCTRL Register..... | 2069 |
| Figure 20-37. PMBTIMCTL Register..... | 2071 |
| Figure 20-38. PMBTIMCLK Register..... | 2072 |
| Figure 20-39. PMBTIMSTSETUP Register..... | 2073 |
| Figure 20-40. PMBTIMBIDLE Register..... | 2074 |
| Figure 20-41. PMBTIMLOWTIMOUT Register..... | 2075 |
| Figure 20-42. PMBTIMHIGHTIMOUT Register..... | 2076 |
| Figure 21-1. SCI CPU Interface..... | 2079 |
| Figure 21-2. Serial Communications Interface (SCI) Module Block Diagram..... | 2081 |
| Figure 21-3. Typical SCI Data Frame Formats..... | 2083 |
| Figure 21-4. Idle-Line Multiprocessor Communication Format..... | 2085 |
| Figure 21-5. Double-Buffered WUT and TXSHF..... | 2086 |
| Figure 21-6. Address-Bit Multiprocessor Communication Format..... | 2087 |
| Figure 21-7. SCI Asynchronous Communications Format..... | 2088 |
| Figure 21-8. SCI RX Signals in Communication Modes..... | 2089 |
| Figure 21-9. SCI TX Signals in Communications Mode..... | 2090 |
| Figure 21-10. SCI FIFO Interrupt Flags and Enable Logic..... | 2095 |
| Figure 21-11. SCICCR Register..... | 2101 |
| Figure 21-12. SCICL1 Register..... | 2103 |
| Figure 21-13. SCHBAUD Register..... | 2105 |
| Figure 21-14. SCILBAUD Register..... | 2106 |
| Figure 21-15. SCICL2 Register..... | 2107 |
| Figure 21-16. SCIRXST Register..... | 2109 |
| Figure 21-17. SCIRXEMU Register..... | 2113 |
| Figure 21-18. SCIRXBUF Register..... | 2114 |
| Figure 21-19. SCITXBUF Register..... | 2116 |
| Figure 21-20. SCIFFTX Register..... | 2117 |
| Figure 21-21. SCIFFRX Register..... | 2119 |
| Figure 21-22. SCIFFCT Register..... | 2121 |
| Figure 21-23. SCIPRI Register..... | 2122 |
| Figure 22-1. SPI CPU Interface..... | 2127 |
| Figure 22-2. SPI Interrupt Flags and Enable Logic Generation..... | 2130 |
| Figure 22-3. SPI Master/Slave Connection..... | 2131 |
| Figure 22-4. SPI Module Master Configuration..... | 2133 |
| Figure 22-5. SPI Module Slave Configuration..... | 2134 |
| Figure 22-6. SPICLK Signal Options..... | 2137 |
| Figure 22-7. SPI: SPICLK-LSPCLK Characteristic when (BRR + 1) is Odd, BRR > 3, and CLKPOLARITY = 1..... | 2138 |
| Figure 22-8. SPI 3-wire Master Mode..... | 2139 |
| Figure 22-9. SPI 3-wire Slave Mode..... | 2140 |
| Figure 22-10. Five Bits per Character..... | 2143 |
| Figure 22-11. SPI Digital Audio Receiver Configuration Using Two SPIs..... | 2146 |
| Figure 22-12. Standard Right-Justified Digital Audio Data Format..... | 2146 |
| Figure 22-13. SPICCR Register..... | 2150 |
| Figure 22-14. SPICCTL Register..... | 2152 |
| Figure 22-15. SPISTS Register..... | 2154 |
| Figure 22-16. SPIBRR Register..... | 2156 |
| Figure 22-17. SPIRXEMU Register..... | 2157 |
| Figure 22-18. SPIRXBUF Register..... | 2158 |
| Figure 22-19. SPITXBUF Register..... | 2159 |

| | |
|--|------|
| Figure 22-20. SPIDAT Register..... | 2160 |
| Figure 22-21. SPIFFTX Register..... | 2161 |
| Figure 22-22. SPIFFRX Register..... | 2163 |
| Figure 22-23. SPIFFCT Register..... | 2165 |
| Figure 22-24. SPIPRI Register..... | 2166 |
| Figure 23-1. SCI Block Diagram..... | 2173 |
| Figure 23-2. SCI/LIN Block Diagram..... | 2174 |
| Figure 23-3. Typical SCI Data Frame Formats..... | 2175 |
| Figure 23-4. Asynchronous Communication Bit Timing..... | 2176 |
| Figure 23-5. Superfractional Divider Example..... | 2179 |
| Figure 23-6. Idle-Line Multiprocessor Communication Format..... | 2181 |
| Figure 23-7. Address-Bit Multiprocessor Communication Format..... | 2182 |
| Figure 23-8. Receive Buffers..... | 2183 |
| Figure 23-9. Transmit Buffers..... | 2183 |
| Figure 23-10. General Interrupt Scheme..... | 2184 |
| Figure 23-11. Interrupt Generation for Given Flags..... | 2185 |
| Figure 23-12. LIN Protocol Message Frame Format: Master Header and Response..... | 2192 |
| Figure 23-13. Header 3 Fields: Synch Break, Synch, and ID..... | 2192 |
| Figure 23-14. Response Format of LIN Message Frame..... | 2193 |
| Figure 23-15. Message Header in Terms of T_{bit} | 2196 |
| Figure 23-16. ID Field..... | 2197 |
| Figure 23-17. Measurements for Synchronization..... | 2199 |
| Figure 23-18. Synchronization Validation Process and Baud Rate Adjustment..... | 2200 |
| Figure 23-19. Optional Embedded Checksum in Response for Extended Frames..... | 2201 |
| Figure 23-20. Checksum Compare and Send for Extended Frames..... | 2202 |
| Figure 23-21. TXRX Error Detector..... | 2204 |
| Figure 23-22. Classic Checksum Generation at Transmitting Node..... | 2205 |
| Figure 23-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node..... | 2205 |
| Figure 23-24. ID Reception, Filtering, and Validation..... | 2206 |
| Figure 23-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence..... | 2210 |
| Figure 23-26. Wakeup Signal Generation..... | 2214 |
| Figure 23-27. SCIGCR0 Register..... | 2220 |
| Figure 23-28. SCIGCR1 Register..... | 2221 |
| Figure 23-29. SCIGCR2 Register..... | 2226 |
| Figure 23-30. SCISETINT Register..... | 2228 |
| Figure 23-31. SCICLEARINT Register..... | 2232 |
| Figure 23-32. SCISETINTLVL Register..... | 2235 |
| Figure 23-33. SCICLEARINTLVL Register..... | 2238 |
| Figure 23-34. SCIFLR Register..... | 2241 |
| Figure 23-35. SCIINTVECT0 Register..... | 2249 |
| Figure 23-36. SCIINTVECT1 Register..... | 2250 |
| Figure 23-37. SCIFORMAT Register..... | 2251 |
| Figure 23-38. BRSR Register..... | 2252 |
| Figure 23-39. SCIED Register..... | 2254 |
| Figure 23-40. SCIRD Register..... | 2255 |
| Figure 23-41. SCITD Register..... | 2256 |
| Figure 23-42. SCPIO0 Register..... | 2257 |
| Figure 23-43. SCPIO2 Register..... | 2258 |
| Figure 23-44. LINCOMP Register..... | 2259 |
| Figure 23-45. LINRD0 Register..... | 2260 |
| Figure 23-46. LINRD1 Register..... | 2261 |
| Figure 23-47. LINMASK Register..... | 2262 |
| Figure 23-48. LINID Register..... | 2263 |
| Figure 23-49. LINTD0 Register..... | 2264 |
| Figure 23-50. LINTD1 Register..... | 2265 |
| Figure 23-51. MBRSR Register..... | 2266 |
| Figure 23-52. IODFTCTRL Register..... | 2267 |
| Figure 23-53. LIN_GLB_INT_EN Register..... | 2270 |
| Figure 23-54. LIN_GLB_INT_FLG Register..... | 2271 |
| Figure 23-55. LIN_GLB_INT_CLR Register..... | 2272 |
| Figure 24-1. EPG Overview Block Diagram..... | 2278 |

| | |
|--|------|
| Figure 24-2. EPG Detailed Block Diagram..... | 2279 |
| Figure 24-3. EPG Clock Generator..... | 2280 |
| Figure 24-4. EPG Clock Stop..... | 2281 |
| Figure 24-5. EPG Signal Generator Detailed Overview..... | 2283 |
| Figure 24-6. EPG Peripheral Signal Muxing..... | 2286 |
| Figure 24-7. EPG Interrupt..... | 2290 |
| Figure 24-8. GCTL0 Register..... | 2295 |
| Figure 24-9. GCTL1 Register..... | 2297 |
| Figure 24-10. GCTL2 Register..... | 2298 |
| Figure 24-11. GCTL3 Register..... | 2300 |
| Figure 24-12. EPGLOCK Register..... | 2304 |
| Figure 24-13. EPGCOMMIT Register..... | 2305 |
| Figure 24-14. GINTSTS Register..... | 2306 |
| Figure 24-15. GINTEN Register..... | 2307 |
| Figure 24-16. GINTCLR Register..... | 2308 |
| Figure 24-17. GINTFRC Register..... | 2309 |
| Figure 24-18. CLKDIV0_CTL0 Register..... | 2310 |
| Figure 24-19. CLKDIV0_CLKOFFSET Register..... | 2311 |
| Figure 24-20. CLKDIV1_CTL0 Register..... | 2312 |
| Figure 24-21. CLKDIV1_CLKOFFSET Register..... | 2313 |
| Figure 24-22. SIGGEN0_CTL0 Register..... | 2314 |
| Figure 24-23. SIGGEN0_CTL1 Register..... | 2316 |
| Figure 24-24. SIGGEN0_DATA0 Register..... | 2317 |
| Figure 24-25. SIGGEN0_DATA1 Register..... | 2318 |
| Figure 24-26. SIGGEN0_DATA0_ACTIVE Register..... | 2319 |
| Figure 24-27. SIGGEN0_DATA1_ACTIVE Register..... | 2320 |
| Figure 24-28. EPGMXSEL0 Register..... | 2322 |
| Figure 24-29. EPGMXSELOCK Register..... | 2325 |
| Figure 24-30. EPGMXSELCOMMIT Register..... | 2326 |

List of Tables

| | |
|---|-----|
| Table 1-1. C2000Ware Root Directories..... | 62 |
| Table 2-1. TMU Supported Instructions..... | 66 |
| Table 3-1. Match Test Simplified Example..... | 73 |
| Table 3-2. LCM Base Address Table..... | 76 |
| Table 3-3. LCM_REGS Registers..... | 77 |
| Table 3-4. LCM_REGS Access Type Codes..... | 77 |
| Table 3-5. REVISION Register Field Descriptions..... | 78 |
| Table 3-6. LCM_CONTROL Register Field Descriptions..... | 79 |
| Table 3-7. LCM_STATUS Register Field Descriptions..... | 82 |
| Table 3-8. LCM_STATUS_CLEAR Register Field Descriptions..... | 84 |
| Table 3-9. PARITY_TEST Register Field Descriptions..... | 86 |
| Table 3-10. LCM_LOCK Register Field Descriptions..... | 87 |
| Table 3-11. LCM_COMMIT Register Field Descriptions..... | 89 |
| Table 3-12. LCM Registers to Driverlib Functions..... | 90 |
| Table 4-1. Access to EALLOW-Protected Registers..... | 94 |
| Table 4-2. Reset Signals..... | 94 |
| Table 4-3. PIE Channel Mapping..... | 101 |
| Table 4-4. CPU Interrupt Vectors..... | 104 |
| Table 4-5. PIE Interrupt Vectors..... | 105 |
| Table 4-6. ExtR Specifications..... | 112 |
| Table 4-7. Sample Total Error Calculation..... | 112 |
| Table 4-8. Total Error Example Values..... | 113 |
| Table 4-9. ALT Modes..... | 116 |
| Table 4-10. Clock Connections Sorted by Clock Domain..... | 118 |
| Table 4-11. Clock Connections Sorted by Module Name..... | 119 |
| Table 4-12. Clock Source (OSCCLK) Failure Detection..... | 123 |
| Table 4-13. Example Watchdog Key Sequences..... | 127 |
| Table 4-14. Effect of Clock-Gating Low-Power Modes on the Device..... | 129 |
| Table 4-15. Error Handling in Different Scenarios..... | 134 |

| | |
|--|-----|
| Table 4-16. Mapping of ECC Bits in Read Data from ECC/Parity Address Map..... | 135 |
| Table 4-17. Mapping of Parity Bits in Read Data from ECC/Parity Address Map..... | 135 |
| Table 4-18. System Control Registers Impacted..... | 137 |
| Table 4-19. SYSCTRL Base Address Table..... | 145 |
| Table 4-20. ACCESS_PROTECTION_REGS Registers..... | 146 |
| Table 4-21. ACCESS_PROTECTION_REGS Access Type Codes..... | 146 |
| Table 4-22. MAVFLG Register Field Descriptions..... | 147 |
| Table 4-23. MAVSET Register Field Descriptions..... | 148 |
| Table 4-24. MAVCLR Register Field Descriptions..... | 149 |
| Table 4-25. MAVINTEN Register Field Descriptions..... | 150 |
| Table 4-26. MCPUFAVADDR Register Field Descriptions..... | 151 |
| Table 4-27. MCPUWRAVADDR Register Field Descriptions..... | 152 |
| Table 4-28. CLK_CFG_REGS Registers..... | 153 |
| Table 4-29. CLK_CFG_REGS Access Type Codes..... | 153 |
| Table 4-30. CLKCFGLOCK1 Register Field Descriptions..... | 155 |
| Table 4-31. CLKSRCCTL1 Register Field Descriptions..... | 157 |
| Table 4-32. CLKSRCCTL2 Register Field Descriptions..... | 159 |
| Table 4-33. CLKSRCCTL3 Register Field Descriptions..... | 160 |
| Table 4-34. SYSPLLCTL1 Register Field Descriptions..... | 161 |
| Table 4-35. SYSPLLMULT Register Field Descriptions..... | 162 |
| Table 4-36. SYSPLLSTS Register Field Descriptions..... | 163 |
| Table 4-37. SYSCLKDIVSEL Register Field Descriptions..... | 164 |
| Table 4-38. AUXCLKDIVSEL Register Field Descriptions..... | 165 |
| Table 4-39. XCLKOUTDIVSEL Register Field Descriptions..... | 166 |
| Table 4-40. LOSPCP Register Field Descriptions..... | 167 |
| Table 4-41. MCDCR Register Field Descriptions..... | 168 |
| Table 4-42. X1CNT Register Field Descriptions..... | 170 |
| Table 4-43. XTALCR Register Field Descriptions..... | 171 |
| Table 4-44. XTALCR2 Register Field Descriptions..... | 172 |
| Table 4-45. CLKFAILCFG Register Field Descriptions..... | 173 |
| Table 4-46. CPU_SYS_REGS Registers..... | 174 |
| Table 4-47. CPU_SYS_REGS Access Type Codes..... | 175 |
| Table 4-48. CPUSYSLOCK1 Register Field Descriptions..... | 176 |
| Table 4-49. CPUSYSLOCK2 Register Field Descriptions..... | 179 |
| Table 4-50. PIEVERRADDR Register Field Descriptions..... | 181 |
| Table 4-51. PCLKCR0 Register Field Descriptions..... | 182 |
| Table 4-52. PCLKCR2 Register Field Descriptions..... | 184 |
| Table 4-53. PCLKCR3 Register Field Descriptions..... | 186 |
| Table 4-54. PCLKCR4 Register Field Descriptions..... | 187 |
| Table 4-55. PCLKCR7 Register Field Descriptions..... | 188 |
| Table 4-56. PCLKCR8 Register Field Descriptions..... | 189 |
| Table 4-57. PCLKCR9 Register Field Descriptions..... | 190 |
| Table 4-58. PCLKCR10 Register Field Descriptions..... | 191 |
| Table 4-59. PCLKCR13 Register Field Descriptions..... | 192 |
| Table 4-60. PCLKCR14 Register Field Descriptions..... | 193 |
| Table 4-61. PCLKCR19 Register Field Descriptions..... | 194 |
| Table 4-62. PCLKCR20 Register Field Descriptions..... | 195 |
| Table 4-63. PCLKCR21 Register Field Descriptions..... | 196 |
| Table 4-64. PCLKCR27 Register Field Descriptions..... | 197 |
| Table 4-65. SIMRESET Register Field Descriptions..... | 198 |
| Table 4-66. LPMCR Register Field Descriptions..... | 199 |
| Table 4-67. GPIOLPMSEL0 Register Field Descriptions..... | 200 |
| Table 4-68. GPIOLPMSEL1 Register Field Descriptions..... | 203 |
| Table 4-69. TMR2CLKCTL Register Field Descriptions..... | 206 |
| Table 4-70. RESCCLR Register Field Descriptions..... | 207 |
| Table 4-71. RESC Register Field Descriptions..... | 209 |
| Table 4-72. LSEN Register Field Descriptions..... | 211 |
| Table 4-73. CMPSSLPMSEL Register Field Descriptions..... | 212 |
| Table 4-74. MCANWAKESTATUS Register Field Descriptions..... | 214 |
| Table 4-75. MCANWAKESTATUSCLR Register Field Descriptions..... | 215 |
| Table 4-76. CLKSTOPREQ Register Field Descriptions..... | 216 |

| | |
|---|-----|
| Table 4-77. CLKSTOPACK Register Field Descriptions..... | 217 |
| Table 4-78. USER_REG1_SYRSn Register Field Descriptions..... | 218 |
| Table 4-79. USER_REG2_SYRSn Register Field Descriptions..... | 219 |
| Table 4-80. USER_REG1_XRSn Register Field Descriptions..... | 220 |
| Table 4-81. USER_REG2_XRSn Register Field Descriptions..... | 221 |
| Table 4-82. USER_REG1_PORESETn Register Field Descriptions..... | 222 |
| Table 4-83. USER_REG2_PORESETn Register Field Descriptions..... | 223 |
| Table 4-84. USER_REG3_PORESETn Register Field Descriptions..... | 224 |
| Table 4-85. USER_REG4_PORESETn Register Field Descriptions..... | 225 |
| Table 4-86. CPUTIMER_REGS Registers..... | 226 |
| Table 4-87. CPUTIMER_REGS Access Type Codes..... | 226 |
| Table 4-88. TIM Register Field Descriptions..... | 227 |
| Table 4-89. PRD Register Field Descriptions..... | 228 |
| Table 4-90. TCR Register Field Descriptions..... | 229 |
| Table 4-91. TPR Register Field Descriptions..... | 231 |
| Table 4-92. TPRH Register Field Descriptions..... | 232 |
| Table 4-93. DEV_CFG_REGS Registers..... | 233 |
| Table 4-94. DEV_CFG_REGS Access Type Codes..... | 233 |
| Table 4-95. PARTIDL Register Field Descriptions..... | 235 |
| Table 4-96. PARTIDH Register Field Descriptions..... | 236 |
| Table 4-97. REVID Register Field Descriptions..... | 237 |
| Table 4-98. TRIMERRSTS Register Field Descriptions..... | 238 |
| Table 4-99. SOFTPRES2 Register Field Descriptions..... | 239 |
| Table 4-100. SOFTPRES3 Register Field Descriptions..... | 241 |
| Table 4-101. SOFTPRES4 Register Field Descriptions..... | 242 |
| Table 4-102. SOFTPRES7 Register Field Descriptions..... | 243 |
| Table 4-103. SOFTPRES8 Register Field Descriptions..... | 244 |
| Table 4-104. SOFTPRES9 Register Field Descriptions..... | 245 |
| Table 4-105. SOFTPRES10 Register Field Descriptions..... | 246 |
| Table 4-106. SOFTPRES13 Register Field Descriptions..... | 247 |
| Table 4-107. SOFTPRES14 Register Field Descriptions..... | 248 |
| Table 4-108. SOFTPRES19 Register Field Descriptions..... | 249 |
| Table 4-109. SOFTPRES20 Register Field Descriptions..... | 250 |
| Table 4-110. SOFTPRES21 Register Field Descriptions..... | 251 |
| Table 4-111. SOFTPRES27 Register Field Descriptions..... | 252 |
| Table 4-112. SOFTPRES28 Register Field Descriptions..... | 253 |
| Table 4-113. TAP_STATUS Register Field Descriptions..... | 254 |
| Table 4-114. ECAPTYPE Register Field Descriptions..... | 255 |
| Table 4-115. MEM_CFG_REGS Registers..... | 256 |
| Table 4-116. MEM_CFG_REGS Access Type Codes..... | 256 |
| Table 4-117. DxLOCK Register Field Descriptions..... | 258 |
| Table 4-118. DxCOMMIT Register Field Descriptions..... | 259 |
| Table 4-119. DxACCPROT0 Register Field Descriptions..... | 260 |
| Table 4-120. DxACCPROT1 Register Field Descriptions..... | 261 |
| Table 4-121. DxTEST Register Field Descriptions..... | 262 |
| Table 4-122. DxINIT Register Field Descriptions..... | 263 |
| Table 4-123. DxINITDONE Register Field Descriptions..... | 264 |
| Table 4-124. DxRAMTEST_LOCK Register Field Descriptions..... | 265 |
| Table 4-125. LSxLOCK Register Field Descriptions..... | 266 |
| Table 4-126. LSxCOMMIT Register Field Descriptions..... | 267 |
| Table 4-127. LSxACCPROT0 Register Field Descriptions..... | 268 |
| Table 4-128. LSxTEST Register Field Descriptions..... | 269 |
| Table 4-129. LSxINIT Register Field Descriptions..... | 270 |
| Table 4-130. LSxINITDONE Register Field Descriptions..... | 271 |
| Table 4-131. LSxRAMTEST_LOCK Register Field Descriptions..... | 272 |
| Table 4-132. ROM_LOCK Register Field Descriptions..... | 273 |
| Table 4-133. ROM_TEST Register Field Descriptions..... | 274 |
| Table 4-134. ROM_FORCE_ERROR Register Field Descriptions..... | 275 |
| Table 4-135. MEMORY_ERROR_REGS Registers..... | 276 |
| Table 4-136. MEMORY_ERROR_REGS Access Type Codes..... | 276 |
| Table 4-137. UCERRFLG Register Field Descriptions..... | 277 |

| | |
|---|-----|
| Table 4-138. UCERRSET Register Field Descriptions..... | 278 |
| Table 4-139. UCERRCLR Register Field Descriptions..... | 279 |
| Table 4-140. UCCPUREADDR Register Field Descriptions..... | 280 |
| Table 4-141. FLUCERRSTATUS Register Field Descriptions..... | 281 |
| Table 4-142. FLCERRSTATUS Register Field Descriptions..... | 282 |
| Table 4-143. CERRFLG Register Field Descriptions..... | 284 |
| Table 4-144. CERRSET Register Field Descriptions..... | 285 |
| Table 4-145. CERRCLR Register Field Descriptions..... | 286 |
| Table 4-146. CCPUREADDR Register Field Descriptions..... | 287 |
| Table 4-147. CERRCNT Register Field Descriptions..... | 288 |
| Table 4-148. CERRTHRES Register Field Descriptions..... | 289 |
| Table 4-149. CEINTFLG Register Field Descriptions..... | 290 |
| Table 4-150. CEINTCLR Register Field Descriptions..... | 291 |
| Table 4-151. CEINTSET Register Field Descriptions..... | 292 |
| Table 4-152. CEINTEN Register Field Descriptions..... | 293 |
| Table 4-153. NMI_INTRUPT_REGS Registers..... | 294 |
| Table 4-154. NMI_INTRUPT_REGS Access Type Codes..... | 294 |
| Table 4-155. NMICFG Register Field Descriptions..... | 295 |
| Table 4-156. NMIFLG Register Field Descriptions..... | 296 |
| Table 4-157. NMIFLGCLR Register Field Descriptions..... | 298 |
| Table 4-158. NMIFLGFRC Register Field Descriptions..... | 300 |
| Table 4-159. NMIWDCNT Register Field Descriptions..... | 301 |
| Table 4-160. NMWDPRD Register Field Descriptions..... | 302 |
| Table 4-161. NMISHDFLG Register Field Descriptions..... | 303 |
| Table 4-162. ERRORSTS Register Field Descriptions..... | 305 |
| Table 4-163. ERRORSTSCLR Register Field Descriptions..... | 306 |
| Table 4-164. ERRORSTSFRC Register Field Descriptions..... | 307 |
| Table 4-165. ERRORCTL Register Field Descriptions..... | 308 |
| Table 4-166. ERRORLOCK Register Field Descriptions..... | 309 |
| Table 4-167. PIE_CTRL_REGS Registers..... | 310 |
| Table 4-168. PIE_CTRL_REGS Access Type Codes..... | 310 |
| Table 4-169. PIECTRL Register Field Descriptions..... | 312 |
| Table 4-170. PIEACK Register Field Descriptions..... | 313 |
| Table 4-171. PIEIER1 Register Field Descriptions..... | 314 |
| Table 4-172. PIEIFR1 Register Field Descriptions..... | 315 |
| Table 4-173. PIEIER2 Register Field Descriptions..... | 316 |
| Table 4-174. PIEIFR2 Register Field Descriptions..... | 317 |
| Table 4-175. PIEIER3 Register Field Descriptions..... | 318 |
| Table 4-176. PIEIFR3 Register Field Descriptions..... | 319 |
| Table 4-177. PIEIER4 Register Field Descriptions..... | 320 |
| Table 4-178. PIEIFR4 Register Field Descriptions..... | 321 |
| Table 4-179. PIEIER5 Register Field Descriptions..... | 322 |
| Table 4-180. PIEIFR5 Register Field Descriptions..... | 323 |
| Table 4-181. PIEIER6 Register Field Descriptions..... | 324 |
| Table 4-182. PIEIFR6 Register Field Descriptions..... | 325 |
| Table 4-183. PIEIER7 Register Field Descriptions..... | 326 |
| Table 4-184. PIEIFR7 Register Field Descriptions..... | 327 |
| Table 4-185. PIEIER8 Register Field Descriptions..... | 328 |
| Table 4-186. PIEIFR8 Register Field Descriptions..... | 329 |
| Table 4-187. PIEIER9 Register Field Descriptions..... | 330 |
| Table 4-188. PIEIFR9 Register Field Descriptions..... | 331 |
| Table 4-189. PIEIER10 Register Field Descriptions..... | 332 |
| Table 4-190. PIEIFR10 Register Field Descriptions..... | 333 |
| Table 4-191. PIEIER11 Register Field Descriptions..... | 334 |
| Table 4-192. PIEIFR11 Register Field Descriptions..... | 335 |
| Table 4-193. PIEIER12 Register Field Descriptions..... | 336 |
| Table 4-194. PIEIFR12 Register Field Descriptions..... | 337 |
| Table 4-195. SYNC_SOC_REGS Registers..... | 338 |
| Table 4-196. SYNC_SOC_REGS Access Type Codes..... | 338 |
| Table 4-197. SYNCSELECT Register Field Descriptions..... | 339 |
| Table 4-198. ADCSOCOUTSELECT Register Field Descriptions..... | 341 |

| | |
|--|-----|
| Table 4-199. SYNCSOCLOCK Register Field Descriptions..... | 343 |
| Table 4-200. SYS_STATUS_REGS Registers..... | 344 |
| Table 4-201. SYS_STATUS_REGS Access Type Codes..... | 344 |
| Table 4-202. SYS_ERR_INT_FLG Register Field Descriptions..... | 345 |
| Table 4-203. SYS_ERR_INT_CLR Register Field Descriptions..... | 347 |
| Table 4-204. SYS_ERR_INT_SET Register Field Descriptions..... | 349 |
| Table 4-205. SYS_ERR_MASK Register Field Descriptions..... | 351 |
| Table 4-206. LCM_ERR_FLG Register Field Descriptions..... | 353 |
| Table 4-207. LCM_ERR_FLG_CLR Register Field Descriptions..... | 354 |
| Table 4-208. LCM_ERR_FLG_SET Register Field Descriptions..... | 355 |
| Table 4-209. REGPARITY_ERR_FLG Register Field Descriptions..... | 356 |
| Table 4-210. REGPARITY_ERR_FLG_CLR Register Field Descriptions..... | 357 |
| Table 4-211. REGPARITY_ERR_FLG_SET Register Field Descriptions..... | 358 |
| Table 4-212. REGPARITY_ERR_FLG_MASK Register Field Descriptions..... | 359 |
| Table 4-213. TEST_ERROR_REGS Registers..... | 360 |
| Table 4-214. TEST_ERROR_REGS Access Type Codes..... | 360 |
| Table 4-215. CPU_RAM_TEST_ERROR_STS Register Field Descriptions..... | 361 |
| Table 4-216. CPU_RAM_TEST_ERROR_STS_CLR Register Field Descriptions..... | 362 |
| Table 4-217. CPU_RAM_TEST_ERROR_ADDR Register Field Descriptions..... | 363 |
| Table 4-218. UID_REGS Registers..... | 364 |
| Table 4-219. UID_REGS Access Type Codes..... | 364 |
| Table 4-220. UID_PSRAND0 Register Field Descriptions..... | 365 |
| Table 4-221. UID_PSRAND1 Register Field Descriptions..... | 366 |
| Table 4-222. UID_PSRAND2 Register Field Descriptions..... | 367 |
| Table 4-223. UID_PSRAND3 Register Field Descriptions..... | 368 |
| Table 4-224. UID_PSRAND4 Register Field Descriptions..... | 369 |
| Table 4-225. UID_UNIQUE0 Register Field Descriptions..... | 370 |
| Table 4-226. UID_UNIQUE1 Register Field Descriptions..... | 371 |
| Table 4-227. UID_CHECKSUM Register Field Descriptions..... | 372 |
| Table 4-228. WD_REGS Registers..... | 373 |
| Table 4-229. WD_REGS Access Type Codes..... | 373 |
| Table 4-230. SCSR Register Field Descriptions..... | 374 |
| Table 4-231. WDCNTR Register Field Descriptions..... | 375 |
| Table 4-232. WDKEY Register Field Descriptions..... | 376 |
| Table 4-233. WDCR Register Field Descriptions..... | 377 |
| Table 4-234. WDWCR Register Field Descriptions..... | 378 |
| Table 4-235. XINT_REGS Registers..... | 379 |
| Table 4-236. XINT_REGS Access Type Codes..... | 379 |
| Table 4-237. XINT1CR Register Field Descriptions..... | 380 |
| Table 4-238. XINT2CR Register Field Descriptions..... | 381 |
| Table 4-239. XINT3CR Register Field Descriptions..... | 382 |
| Table 4-240. XINT4CR Register Field Descriptions..... | 383 |
| Table 4-241. XINT5CR Register Field Descriptions..... | 384 |
| Table 4-242. XINT1CTR Register Field Descriptions..... | 385 |
| Table 4-243. XINT2CTR Register Field Descriptions..... | 386 |
| Table 4-244. XINT3CTR Register Field Descriptions..... | 387 |
| Table 4-245. ASYSCTL Registers to Driverlib Functions..... | 388 |
| Table 4-246. CPUTIMER Registers to Driverlib Functions..... | 389 |
| Table 4-247. MEMCFG Registers to Driverlib Functions..... | 389 |
| Table 4-248. NMI Registers to Driverlib Functions..... | 391 |
| Table 4-249. PIE Registers to Driverlib Functions..... | 392 |
| Table 4-250. SYSCTL Registers to Driverlib Functions..... | 394 |
| Table 4-251. XINT Registers to Driverlib Functions..... | 399 |
| Table 5-1. Boot System Overview | 402 |
| Table 5-2. ROM Memory..... | 402 |
| Table 5-3. Device Boot ROM Sequence..... | 403 |
| Table 5-4. Device Default Boot Modes..... | 403 |
| Table 5-5. Custom Boot Modes..... | 404 |
| Table 5-6. BOOTPIN-CONFIG Bit Fields..... | 405 |
| Table 5-7. Standalone Boot Mode Select Pin Decoding..... | 406 |
| Table 5-8. BOOTDEF Bit Fields..... | 407 |

| | |
|--|-----|
| Table 5-9. Zero Boot Pin Boot Table Result..... | 408 |
| Table 5-10. One Boot Pin Boot Table Result..... | 408 |
| Table 5-11. Three Boot Pins Boot Table Result..... | 409 |
| Table 5-12. Boot ROM Reset Causes and Actions..... | 413 |
| Table 5-13. Boot ROM Exceptions and Actions..... | 413 |
| Table 5-14. Boot ROM Registers..... | 414 |
| Table 5-15. DCSM Zone GPREG2 Bit Fields..... | 415 |
| Table 5-16. Flash Entry Point Addresses..... | 415 |
| Table 5-17. RAM Entry Point Address..... | 416 |
| Table 5-18. Secure Flash Entry Point Addresses..... | 416 |
| Table 5-19. Wait Boot Options..... | 416 |
| Table 5-20. Wait Point Addresses..... | 416 |
| Table 5-21. Secure Flash Boot Details..... | 417 |
| Table 5-22. Secure Flash Tag and Key Details..... | 418 |
| Table 5-23. Secure Flash Authentication Failure Actions..... | 418 |
| Table 5-24. Secure Flash on all CPUs Recommended Flow..... | 418 |
| Table 5-25. Boot ROM Memory Map..... | 420 |
| Table 5-26. Reserved RAM Memory Map..... | 420 |
| Table 5-27. ROM Symbol Tables..... | 420 |
| Table 5-28. Boot Mode Availability..... | 421 |
| Table 5-29. SPI 8-Bit Data Stream..... | 423 |
| Table 5-30. I2C 8-Bit Data Stream..... | 428 |
| Table 5-31. Parallel GPIO Boot 8-Bit Data Stream..... | 429 |
| Table 5-32. Bit-Rate Value for Internal Oscillators..... | 433 |
| Table 5-33. CAN 8-Bit Data Stream..... | 434 |
| Table 5-34. CAN-FD 8-Bit Data Stream..... | 435 |
| Table 5-35. SCI Boot Options..... | 436 |
| Table 5-36. CAN Boot Options..... | 436 |
| Table 5-37. CAN-FD Boot Options..... | 436 |
| Table 5-38. I2C Boot Options..... | 437 |
| Table 5-39. SPI Boot Options..... | 437 |
| Table 5-40. Parallel Boot Options..... | 437 |
| Table 5-41. Secure Copy Code Function..... | 438 |
| Table 5-42. Secure CRC Calculation Function..... | 438 |
| Table 5-43. CMAC Calculation Function..... | 439 |
| Table 5-44. CPU Boot Clock Sources..... | 439 |
| Table 5-45. CPU Clock State After Boot..... | 439 |
| Table 5-46. Boot Status Address..... | 440 |
| Table 5-47. Boot Status Bit Fields..... | 440 |
| Table 5-48. Boot Mode and MPOST Status Addresses..... | 441 |
| Table 5-49. Boot ROM Version Information..... | 441 |
| Table 5-50. LSB/MSB Loading Sequence in 8-Bit Data Stream..... | 442 |
| Table 5-51. Boot Loader Options..... | 444 |
| Table 6-1. RAM/Flash Status..... | 447 |
| Table 6-2. Security Levels..... | 447 |
| Table 6-3. Default Value of ZxOTP (Programmed by TI)..... | 448 |
| Table 6-4. DCSM Base Address Table..... | 462 |
| Table 6-5. DCSM_Z1_REGS Registers..... | 463 |
| Table 6-6. DCSM_Z1_REGS Access Type Codes..... | 463 |
| Table 6-7. Z1_LINKPOINTER Register Field Descriptions..... | 465 |
| Table 6-8. Z1 OTPSECLOCK Register Field Descriptions..... | 466 |
| Table 6-9. Z1_JLM_ENABLE Register Field Descriptions..... | 467 |
| Table 6-10. Z1_LINKPOINTERERR Register Field Descriptions..... | 468 |
| Table 6-11. Z1_GPREG1 Register Field Descriptions..... | 469 |
| Table 6-12. Z1_GPREG2 Register Field Descriptions..... | 470 |
| Table 6-13. Z1_GPREG3 Register Field Descriptions..... | 471 |
| Table 6-14. Z1_GPREG4 Register Field Descriptions..... | 472 |
| Table 6-15. Z1_CSMKEY0 Register Field Descriptions..... | 473 |
| Table 6-16. Z1_CSMKEY1 Register Field Descriptions..... | 474 |
| Table 6-17. Z1_CSMKEY2 Register Field Descriptions..... | 475 |
| Table 6-18. Z1_CSMKEY3 Register Field Descriptions..... | 476 |

| | |
|---|-----|
| Table 6-19. Z1_CR Register Field Descriptions..... | 477 |
| Table 6-20. Z1_GRABSECT1R Register Field Descriptions..... | 479 |
| Table 6-21. Z1_GRABSECT2R Register Field Descriptions..... | 483 |
| Table 6-22. Z1_GRABSECT3R Register Field Descriptions..... | 487 |
| Table 6-23. Z1_GRABRAM1R Register Field Descriptions..... | 490 |
| Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions..... | 492 |
| Table 6-25. Z1_EXEONLYSECT2R Register Field Descriptions..... | 498 |
| Table 6-26. Z1_EXEONLYRAM1R Register Field Descriptions..... | 501 |
| Table 6-27. Z1_JTAGKEY0 Register Field Descriptions..... | 503 |
| Table 6-28. Z1_JTAGKEY1 Register Field Descriptions..... | 504 |
| Table 6-29. Z1_JTAGKEY2 Register Field Descriptions..... | 505 |
| Table 6-30. Z1_JTAGKEY3 Register Field Descriptions..... | 506 |
| Table 6-31. Z1_CMACKEY0 Register Field Descriptions..... | 507 |
| Table 6-32. Z1_CMACKEY1 Register Field Descriptions..... | 508 |
| Table 6-33. Z1_CMACKEY2 Register Field Descriptions..... | 509 |
| Table 6-34. Z1_CMACKEY3 Register Field Descriptions..... | 510 |
| Table 6-35. DCSM_Z2_REGS Registers..... | 511 |
| Table 6-36. DCSM_Z2_REGS Access Type Codes..... | 511 |
| Table 6-37. Z2_LINKPOINTER Register Field Descriptions..... | 512 |
| Table 6-38. Z2 OTPSECLOCK Register Field Descriptions..... | 513 |
| Table 6-39. Z2_LINKPOINTERERR Register Field Descriptions..... | 514 |
| Table 6-40. Z2_GPREG1 Register Field Descriptions..... | 515 |
| Table 6-41. Z2_GPREG2 Register Field Descriptions..... | 516 |
| Table 6-42. Z2_GPREG3 Register Field Descriptions..... | 517 |
| Table 6-43. Z2_GPREG4 Register Field Descriptions..... | 518 |
| Table 6-44. Z2_CSMKEY0 Register Field Descriptions..... | 519 |
| Table 6-45. Z2_CSMKEY1 Register Field Descriptions..... | 520 |
| Table 6-46. Z2_CSMKEY2 Register Field Descriptions..... | 521 |
| Table 6-47. Z2_CSMKEY3 Register Field Descriptions..... | 522 |
| Table 6-48. Z2_CR Register Field Descriptions..... | 523 |
| Table 6-49. Z2_GRABSECT1R Register Field Descriptions..... | 525 |
| Table 6-50. Z2_GRABSECT2R Register Field Descriptions..... | 529 |
| Table 6-51. Z2_GRABSECT3R Register Field Descriptions..... | 533 |
| Table 6-52. Z2_GRABRAM1R Register Field Descriptions..... | 536 |
| Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions..... | 538 |
| Table 6-54. Z2_EXEONLYSECT2R Register Field Descriptions..... | 544 |
| Table 6-55. Z2_EXEONLYRAM1R Register Field Descriptions..... | 547 |
| Table 6-56. DCSM_COMMON_REGS Registers..... | 549 |
| Table 6-57. DCSM_COMMON_REGS Access Type Codes..... | 549 |
| Table 6-58. FLSEM Register Field Descriptions..... | 550 |
| Table 6-59. SECTSTAT1 Register Field Descriptions..... | 551 |
| Table 6-60. SECTSTAT2 Register Field Descriptions..... | 554 |
| Table 6-61. SECTSTAT3 Register Field Descriptions..... | 557 |
| Table 6-62. RAMSTAT1 Register Field Descriptions..... | 560 |
| Table 6-63. SECERRSTAT Register Field Descriptions..... | 562 |
| Table 6-64. SECERRCLR Register Field Descriptions..... | 563 |
| Table 6-65. SECERRFRC Register Field Descriptions..... | 564 |
| Table 6-66. DENYCODE Register Field Descriptions..... | 565 |
| Table 6-67. RAMOPENSTAT Register Field Descriptions..... | 567 |
| Table 6-68. RAMOPENFRC Register Field Descriptions..... | 568 |
| Table 6-69. RAMOPENCLR Register Field Descriptions..... | 569 |
| Table 6-70. RAMOPENLOCK Register Field Descriptions..... | 570 |
| Table 6-71. UID_UNIQUE_31_0 Register Field Descriptions..... | 571 |
| Table 6-72. UID_UNIQUE_63_32 Register Field Descriptions..... | 572 |
| Table 6-73. PARTIDH Register Field Descriptions..... | 573 |
| Table 6-74. DCSM_Z1 OTP Registers..... | 574 |
| Table 6-75. DCSM_Z1 OTP Access Type Codes..... | 574 |
| Table 6-76. Z1OTP_LINKPOINTER1 Register Field Descriptions..... | 575 |
| Table 6-77. Z1OTP_LINKPOINTER2 Register Field Descriptions..... | 576 |
| Table 6-78. Z1OTP_LINKPOINTER3 Register Field Descriptions..... | 577 |
| Table 6-79. Z1OTP_JLM_ENABLE Register Field Descriptions..... | 578 |

| | |
|---|-----|
| Table 6-80. Z1OTP_GPREG1 Register Field Descriptions..... | 579 |
| Table 6-81. Z1OTP_GPREG2 Register Field Descriptions..... | 580 |
| Table 6-82. Z1OTP_GPREG3 Register Field Descriptions..... | 581 |
| Table 6-83. Z1OTP_GPREG4 Register Field Descriptions..... | 582 |
| Table 6-84. Z1OTP_PSWDLOCK Register Field Descriptions..... | 583 |
| Table 6-85. Z1OTP_CRCLOCK Register Field Descriptions..... | 584 |
| Table 6-86. Z1OTP_JTAGPSWDH0 Register Field Descriptions..... | 585 |
| Table 6-87. Z1OTP_JTAGPSWDH1 Register Field Descriptions..... | 586 |
| Table 6-88. Z1OTP_CMACKEY0 Register Field Descriptions..... | 587 |
| Table 6-89. Z1OTP_CMACKEY1 Register Field Descriptions..... | 588 |
| Table 6-90. Z1OTP_CMACKEY2 Register Field Descriptions..... | 589 |
| Table 6-91. Z1OTP_CMACKEY3 Register Field Descriptions..... | 590 |
| Table 6-92. DCSM_Z2 OTP Registers..... | 591 |
| Table 6-93. DCSM_Z2 OTP Access Type Codes..... | 591 |
| Table 6-94. Z2OTP_LINKPOINTER1 Register Field Descriptions..... | 592 |
| Table 6-95. Z2OTP_LINKPOINTER2 Register Field Descriptions..... | 593 |
| Table 6-96. Z2OTP_LINKPOINTER3 Register Field Descriptions..... | 594 |
| Table 6-97. Z2OTP_GPREG1 Register Field Descriptions..... | 595 |
| Table 6-98. Z2OTP_GPREG2 Register Field Descriptions..... | 596 |
| Table 6-99. Z2OTP_GPREG3 Register Field Descriptions..... | 597 |
| Table 6-100. Z2OTP_GPREG4 Register Field Descriptions..... | 598 |
| Table 6-101. Z2OTP_PSWDLOCK Register Field Descriptions..... | 599 |
| Table 6-102. Z2OTP_CRCLOCK Register Field Descriptions..... | 600 |
| Table 6-103. DCSM Registers to Driverlib Functions..... | 600 |
| Table 7-1. FLASH Base Address Table..... | 620 |
| Table 7-2. FLASH_CTRL_REGS Registers..... | 621 |
| Table 7-3. FLASH_CTRL_REGS Access Type Codes..... | 621 |
| Table 7-4. FRDCNTL Register Field Descriptions..... | 622 |
| Table 7-5. FLPROT Register Field Descriptions..... | 623 |
| Table 7-6. FRD_INTF_CTRL Register Field Descriptions..... | 624 |
| Table 7-7. FLASH_ECC_REGS Registers..... | 625 |
| Table 7-8. FLASH_ECC_REGS Access Type Codes..... | 625 |
| Table 7-9. ECC_ENABLE Register Field Descriptions..... | 626 |
| Table 7-10. FECC_CTRL Register Field Descriptions..... | 627 |
| Table 7-11. FLASH Registers to Driverlib Functions..... | 627 |
| Table 8-1. DCC Base Address Table..... | 640 |
| Table 8-2. DCC_REGS Registers..... | 641 |
| Table 8-3. DCC_REGS Access Type Codes..... | 641 |
| Table 8-4. DCCGCTRL Register Field Descriptions..... | 642 |
| Table 8-5. DCCCNTSEED0 Register Field Descriptions..... | 643 |
| Table 8-6. DCCVALIDSEED0 Register Field Descriptions..... | 644 |
| Table 8-7. DCCCNTSEED1 Register Field Descriptions..... | 645 |
| Table 8-8. DCCSTATUS Register Field Descriptions..... | 646 |
| Table 8-9. DCCCNT0 Register Field Descriptions..... | 647 |
| Table 8-10. DCCVALID0 Register Field Descriptions..... | 648 |
| Table 8-11. DCCCNT1 Register Field Descriptions..... | 649 |
| Table 8-12. DCCCLKSRC1 Register Field Descriptions..... | 650 |
| Table 8-13. DCCCLKSRC0 Register Field Descriptions..... | 652 |
| Table 8-14. DCC Registers to Driverlib Functions..... | 652 |
| Table 9-1. AGPIO Configuration..... | 658 |
| Table 9-2. The Combinations of Use Cases for a Specific Analog Input Pin..... | 659 |
| Table 9-3. Sampling Period..... | 662 |
| Table 9-4. Sampling Frequency..... | 662 |
| Table 9-5. Case 1: Three-Sample Sampling-Window Width..... | 663 |
| Table 9-6. Case 2: Six-Sample Sampling-Window Width..... | 663 |
| Table 9-7. GPIO Muxed Pins..... | 665 |
| Table 9-8. GPIO and Peripheral Muxing..... | 667 |
| Table 9-9. Peripheral Muxing (Multiple Pins Assigned)..... | 668 |
| Table 9-10. GPIO Base Address Table..... | 671 |
| Table 9-11. GPIO_CTRL_REGS Registers..... | 672 |
| Table 9-12. GPIO_CTRL_REGS Access Type Codes..... | 673 |

| | |
|--|-----|
| Table 9-13. GPACTRL Register Field Descriptions..... | 674 |
| Table 9-14. GPAQSEL1 Register Field Descriptions..... | 675 |
| Table 9-15. GPAQSEL2 Register Field Descriptions..... | 678 |
| Table 9-16. GPAMUX1 Register Field Descriptions..... | 681 |
| Table 9-17. GPAMUX2 Register Field Descriptions..... | 683 |
| Table 9-18. GPADIR Register Field Descriptions..... | 685 |
| Table 9-19. GPAPUD Register Field Descriptions..... | 687 |
| Table 9-20. GPAINV Register Field Descriptions..... | 689 |
| Table 9-21. GPAODR Register Field Descriptions..... | 691 |
| Table 9-22. GPAAMSEL Register Field Descriptions..... | 693 |
| Table 9-23. GPAGMUX1 Register Field Descriptions..... | 695 |
| Table 9-24. GPAGMUX2 Register Field Descriptions..... | 697 |
| Table 9-25. GPALOCK Register Field Descriptions..... | 699 |
| Table 9-26. GPACR Register Field Descriptions..... | 701 |
| Table 9-27. GPBCTRL Register Field Descriptions..... | 703 |
| Table 9-28. GPBQSEL1 Register Field Descriptions..... | 704 |
| Table 9-29. GPBQSEL2 Register Field Descriptions..... | 706 |
| Table 9-30. GPBMUX1 Register Field Descriptions..... | 707 |
| Table 9-31. GPBMUX2 Register Field Descriptions..... | 708 |
| Table 9-32. GPBDIR Register Field Descriptions..... | 709 |
| Table 9-33. GPBPUD Register Field Descriptions..... | 711 |
| Table 9-34. GPBINV Register Field Descriptions..... | 713 |
| Table 9-35. GPBODR Register Field Descriptions..... | 715 |
| Table 9-36. GPBAMSEL Register Field Descriptions..... | 717 |
| Table 9-37. GPBGMUX1 Register Field Descriptions..... | 719 |
| Table 9-38. GPBGMUX2 Register Field Descriptions..... | 720 |
| Table 9-39. GPBLOCK Register Field Descriptions..... | 721 |
| Table 9-40. GPBCR Register Field Descriptions..... | 723 |
| Table 9-41. GPHCTRL Register Field Descriptions..... | 725 |
| Table 9-42. GPHQSEL1 Register Field Descriptions..... | 726 |
| Table 9-43. GPHQSEL2 Register Field Descriptions..... | 728 |
| Table 9-44. GPHMUX1 Register Field Descriptions..... | 730 |
| Table 9-45. GPHMUX2 Register Field Descriptions..... | 731 |
| Table 9-46. GPHDIR Register Field Descriptions..... | 732 |
| Table 9-47. GPHPUD Register Field Descriptions..... | 734 |
| Table 9-48. GPHINV Register Field Descriptions..... | 738 |
| Table 9-49. GPHODR Register Field Descriptions..... | 741 |
| Table 9-50. GPHAMSEL Register Field Descriptions..... | 743 |
| Table 9-51. GPHGMUX1 Register Field Descriptions..... | 747 |
| Table 9-52. GPHGMUX2 Register Field Descriptions..... | 748 |
| Table 9-53. GPHLOCK Register Field Descriptions..... | 749 |
| Table 9-54. GPHCR Register Field Descriptions..... | 752 |
| Table 9-55. GPIO_DATA_REGS Registers..... | 755 |
| Table 9-56. GPIO_DATA_REGS Access Type Codes..... | 755 |
| Table 9-57. GPADAT Register Field Descriptions..... | 756 |
| Table 9-58. GPASET Register Field Descriptions..... | 758 |
| Table 9-59. GPACLEAR Register Field Descriptions..... | 760 |
| Table 9-60. GPATOGGLE Register Field Descriptions..... | 762 |
| Table 9-61. GPBDAT Register Field Descriptions..... | 764 |
| Table 9-62. GPBSET Register Field Descriptions..... | 766 |
| Table 9-63. GPBCLEAR Register Field Descriptions..... | 768 |
| Table 9-64. GPBToggle Register Field Descriptions..... | 770 |
| Table 9-65. GPHDAT Register Field Descriptions..... | 772 |
| Table 9-66. GPHSET Register Field Descriptions..... | 777 |
| Table 9-67. GPHCLEAR Register Field Descriptions..... | 779 |
| Table 9-68. GPHTOGGLE Register Field Descriptions..... | 781 |
| Table 9-69. GPIO_DATA_READ_REGS Registers..... | 783 |
| Table 9-70. GPIO_DATA_READ_REGS Access Type Codes..... | 783 |
| Table 9-71. GPADAT_R Register Field Descriptions..... | 784 |
| Table 9-72. GPBDAT_R Register Field Descriptions..... | 785 |
| Table 9-73. GPHDAT_R Register Field Descriptions..... | 786 |

| | |
|--|-----|
| Table 9-74. GPIO Registers to Driverlib Functions..... | 786 |
| Table 10-1. Input X-BAR Destinations..... | 793 |
| Table 10-2. EPWM X-BAR Mux Configuration Table..... | 795 |
| Table 10-3. Output X-BAR Mux Configuration Table..... | 797 |
| Table 10-4. XBAR Base Address Table..... | 799 |
| Table 10-5. INPUT_XBAR_REGS Registers..... | 800 |
| Table 10-6. INPUT_XBAR_REGS Access Type Codes..... | 800 |
| Table 10-7. INPUT1SELECT Register Field Descriptions..... | 801 |
| Table 10-8. INPUT2SELECT Register Field Descriptions..... | 802 |
| Table 10-9. INPUT3SELECT Register Field Descriptions..... | 803 |
| Table 10-10. INPUT4SELECT Register Field Descriptions..... | 804 |
| Table 10-11. INPUT5SELECT Register Field Descriptions..... | 805 |
| Table 10-12. INPUT6SELECT Register Field Descriptions..... | 806 |
| Table 10-13. INPUT7SELECT Register Field Descriptions..... | 807 |
| Table 10-14. INPUT8SELECT Register Field Descriptions..... | 808 |
| Table 10-15. INPUT9SELECT Register Field Descriptions..... | 809 |
| Table 10-16. INPUT10SELECT Register Field Descriptions..... | 810 |
| Table 10-17. INPUT11SELECT Register Field Descriptions..... | 811 |
| Table 10-18. INPUT12SELECT Register Field Descriptions..... | 812 |
| Table 10-19. INPUT13SELECT Register Field Descriptions..... | 813 |
| Table 10-20. INPUT14SELECT Register Field Descriptions..... | 814 |
| Table 10-21. INPUT15SELECT Register Field Descriptions..... | 815 |
| Table 10-22. INPUT16SELECT Register Field Descriptions..... | 816 |
| Table 10-23. INPUTSELECTLOCK Register Field Descriptions..... | 817 |
| Table 10-24. XBAR_REGS Registers..... | 819 |
| Table 10-25. XBAR_REGS Access Type Codes..... | 819 |
| Table 10-26. XBARFLG1 Register Field Descriptions..... | 820 |
| Table 10-27. XBARFLG2 Register Field Descriptions..... | 823 |
| Table 10-28. XBARFLG3 Register Field Descriptions..... | 827 |
| Table 10-29. XBARFLG4 Register Field Descriptions..... | 829 |
| Table 10-30. XBARCLR1 Register Field Descriptions..... | 831 |
| Table 10-31. XBARCLR2 Register Field Descriptions..... | 833 |
| Table 10-32. XBARCLR3 Register Field Descriptions..... | 836 |
| Table 10-33. XBARCLR4 Register Field Descriptions..... | 838 |
| Table 10-34. EPWM_XBAR_REGS Registers..... | 840 |
| Table 10-35. EPWM_XBAR_REGS Access Type Codes..... | 840 |
| Table 10-36. TRIP4MUX0TO15CFG Register Field Descriptions..... | 842 |
| Table 10-37. TRIP4MUX16TO31CFG Register Field Descriptions..... | 845 |
| Table 10-38. TRIP5MUX0TO15CFG Register Field Descriptions..... | 848 |
| Table 10-39. TRIP5MUX16TO31CFG Register Field Descriptions..... | 851 |
| Table 10-40. TRIP7MUX0TO15CFG Register Field Descriptions..... | 854 |
| Table 10-41. TRIP7MUX16TO31CFG Register Field Descriptions..... | 857 |
| Table 10-42. TRIP8MUX0TO15CFG Register Field Descriptions..... | 860 |
| Table 10-43. TRIP8MUX16TO31CFG Register Field Descriptions..... | 863 |
| Table 10-44. TRIP9MUX0TO15CFG Register Field Descriptions..... | 866 |
| Table 10-45. TRIP9MUX16TO31CFG Register Field Descriptions..... | 869 |
| Table 10-46. TRIP10MUX0TO15CFG Register Field Descriptions..... | 872 |
| Table 10-47. TRIP10MUX16TO31CFG Register Field Descriptions..... | 875 |
| Table 10-48. TRIP11MUX0TO15CFG Register Field Descriptions..... | 878 |
| Table 10-49. TRIP11MUX16TO31CFG Register Field Descriptions..... | 881 |
| Table 10-50. TRIP12MUX0TO15CFG Register Field Descriptions..... | 884 |
| Table 10-51. TRIP12MUX16TO31CFG Register Field Descriptions..... | 887 |
| Table 10-52. TRIP4MUXENABLE Register Field Descriptions..... | 890 |
| Table 10-53. TRIP5MUXENABLE Register Field Descriptions..... | 895 |
| Table 10-54. TRIP7MUXENABLE Register Field Descriptions..... | 900 |
| Table 10-55. TRIP8MUXENABLE Register Field Descriptions..... | 905 |
| Table 10-56. TRIP9MUXENABLE Register Field Descriptions..... | 910 |
| Table 10-57. TRIP10MUXENABLE Register Field Descriptions..... | 915 |
| Table 10-58. TRIP11MUXENABLE Register Field Descriptions..... | 920 |
| Table 10-59. TRIP12MUXENABLE Register Field Descriptions..... | 925 |
| Table 10-60. TRIPOUTINV Register Field Descriptions..... | 930 |

| | |
|--|------|
| Table 10-61. TRIPLOCK Register Field Descriptions..... | 932 |
| Table 10-62. OUTPUT_XBAR_REGS Registers..... | 933 |
| Table 10-63. OUTPUT_XBAR_REGS Access Type Codes..... | 933 |
| Table 10-64. OUTPUT1MUX0TO15CFG Register Field Descriptions..... | 935 |
| Table 10-65. OUTPUT1MUX16TO31CFG Register Field Descriptions..... | 938 |
| Table 10-66. OUTPUT2MUX0TO15CFG Register Field Descriptions..... | 941 |
| Table 10-67. OUTPUT2MUX16TO31CFG Register Field Descriptions..... | 944 |
| Table 10-68. OUTPUT3MUX0TO15CFG Register Field Descriptions..... | 947 |
| Table 10-69. OUTPUT3MUX16TO31CFG Register Field Descriptions..... | 950 |
| Table 10-70. OUTPUT4MUX0TO15CFG Register Field Descriptions..... | 953 |
| Table 10-71. OUTPUT4MUX16TO31CFG Register Field Descriptions..... | 956 |
| Table 10-72. OUTPUT5MUX0TO15CFG Register Field Descriptions..... | 959 |
| Table 10-73. OUTPUT5MUX16TO31CFG Register Field Descriptions..... | 962 |
| Table 10-74. OUTPUT6MUX0TO15CFG Register Field Descriptions..... | 965 |
| Table 10-75. OUTPUT6MUX16TO31CFG Register Field Descriptions..... | 968 |
| Table 10-76. OUTPUT7MUX0TO15CFG Register Field Descriptions..... | 971 |
| Table 10-77. OUTPUT7MUX16TO31CFG Register Field Descriptions..... | 974 |
| Table 10-78. OUTPUT8MUX0TO15CFG Register Field Descriptions..... | 977 |
| Table 10-79. OUTPUT8MUX16TO31CFG Register Field Descriptions..... | 980 |
| Table 10-80. OUTPUT1MUXENABLE Register Field Descriptions..... | 983 |
| Table 10-81. OUTPUT2MUXENABLE Register Field Descriptions..... | 988 |
| Table 10-82. OUTPUT3MUXENABLE Register Field Descriptions..... | 993 |
| Table 10-83. OUTPUT4MUXENABLE Register Field Descriptions..... | 998 |
| Table 10-84. OUTPUT5MUXENABLE Register Field Descriptions..... | 1003 |
| Table 10-85. OUTPUT6MUXENABLE Register Field Descriptions..... | 1008 |
| Table 10-86. OUTPUT7MUXENABLE Register Field Descriptions..... | 1013 |
| Table 10-87. OUTPUT8MUXENABLE Register Field Descriptions..... | 1018 |
| Table 10-88. OUTPUTLATCH Register Field Descriptions..... | 1023 |
| Table 10-89. OUTPUTLATCHCLR Register Field Descriptions..... | 1025 |
| Table 10-90. OUTPUTLATCHFRC Register Field Descriptions..... | 1027 |
| Table 10-91. OUTPUTLATCHENABLE Register Field Descriptions..... | 1029 |
| Table 10-92. OUTPUTINV Register Field Descriptions..... | 1031 |
| Table 10-93. OUTPUTLOCK Register Field Descriptions..... | 1033 |
| Table 10-94. INPUTXBAR Registers to Driverlib Functions..... | 1034 |
| Table 10-95. XBAR Registers to Driverlib Functions..... | 1034 |
| Table 10-96. EPWMXBAR Registers to Driverlib Functions..... | 1035 |
| Table 10-97. OUTPUTXBAR Registers to Driverlib Functions..... | 1036 |
| Table 11-1. AGPIO Configuration..... | 1043 |
| Table 11-2. The Combinations of Use Cases for a Specific Analog Input Pin..... | 1044 |
| Table 11-3. Analog Pins and Internal Connections..... | 1045 |
| Table 11-4. Analog Signal Descriptions..... | 1046 |
| Table 11-5. Reference Summary..... | 1046 |
| Table 11-6. ASBSYS Base Address Table..... | 1047 |
| Table 11-7. ANALOG_SUBSYS_REGS Registers..... | 1048 |
| Table 11-8. ANALOG_SUBSYS_REGS Access Type Codes..... | 1048 |
| Table 11-9. EXTROSCCSR1 Register Field Descriptions..... | 1050 |
| Table 11-10. INTERNALTESTCTL Register Field Descriptions..... | 1051 |
| Table 11-11. CONFIGLOCK Register Field Descriptions..... | 1053 |
| Table 11-12. TSNSTCTL Register Field Descriptions..... | 1054 |
| Table 11-13. ANAREFCTL Register Field Descriptions..... | 1055 |
| Table 11-14. VMONCTL Register Field Descriptions..... | 1056 |
| Table 11-15. CMPPHPMXSEL Register Field Descriptions..... | 1057 |
| Table 11-16. CMPLPMXSEL Register Field Descriptions..... | 1058 |
| Table 11-17. CMPHNMXSEL Register Field Descriptions..... | 1059 |
| Table 11-18. CMPLNMXSEL Register Field Descriptions..... | 1060 |
| Table 11-19. ADDDACLOOPBACK Register Field Descriptions..... | 1061 |
| Table 11-20. CMPSSCTL Register Field Descriptions..... | 1062 |
| Table 11-21. LOCK Register Field Descriptions..... | 1063 |
| Table 11-22. AGPIOCTRLA Register Field Descriptions..... | 1065 |
| Table 11-23. AGPIOCTRLH Register Field Descriptions..... | 1067 |
| Table 12-1. ADC Options and Configuration Levels..... | 1073 |

| | |
|--|------|
| Table 12-2. Analog to 12-bit Digital Formulas..... | 1075 |
| Table 12-3. 12-Bit Digital-to-Analog Formulas..... | 1075 |
| Table 12-4. ADC SOC Trigger Selection..... | 1077 |
| Table 12-5. Channel Selection of Input Pins..... | 1079 |
| Table 12-6. Example Requirements for Multiple Signal Sampling..... | 1081 |
| Table 12-7. Example Connections for Multiple Signal Sampling..... | 1081 |
| Table 12-8. DETECTCFG Settings..... | 1093 |
| Table 12-9. ADC Timing Parameter Descriptions..... | 1096 |
| Table 12-10. ADC Timings in 12-bit Mode..... | 1098 |
| Table 12-11. ADC Base Address Table..... | 1111 |
| Table 12-12. ADC_RESULT_REGS Registers..... | 1112 |
| Table 12-13. ADC_RESULT_REGS Access Type Codes..... | 1112 |
| Table 12-14. ADCRESULT0 Register Field Descriptions..... | 1113 |
| Table 12-15. ADCRESULT1 Register Field Descriptions..... | 1114 |
| Table 12-16. ADCRESULT2 Register Field Descriptions..... | 1115 |
| Table 12-17. ADCRESULT3 Register Field Descriptions..... | 1116 |
| Table 12-18. ADCRESULT4 Register Field Descriptions..... | 1117 |
| Table 12-19. ADCRESULT5 Register Field Descriptions..... | 1118 |
| Table 12-20. ADCRESULT6 Register Field Descriptions..... | 1119 |
| Table 12-21. ADCRESULT7 Register Field Descriptions..... | 1120 |
| Table 12-22. ADCRESULT8 Register Field Descriptions..... | 1121 |
| Table 12-23. ADCRESULT9 Register Field Descriptions..... | 1122 |
| Table 12-24. ADCRESULT10 Register Field Descriptions..... | 1123 |
| Table 12-25. ADCRESULT11 Register Field Descriptions..... | 1124 |
| Table 12-26. ADCRESULT12 Register Field Descriptions..... | 1125 |
| Table 12-27. ADCRESULT13 Register Field Descriptions..... | 1126 |
| Table 12-28. ADCRESULT14 Register Field Descriptions..... | 1127 |
| Table 12-29. ADCRESULT15 Register Field Descriptions..... | 1128 |
| Table 12-30. ADCPPB1RESULT Register Field Descriptions..... | 1129 |
| Table 12-31. ADCPPB2RESULT Register Field Descriptions..... | 1130 |
| Table 12-32. ADCPPB3RESULT Register Field Descriptions..... | 1131 |
| Table 12-33. ADCPPB4RESULT Register Field Descriptions..... | 1132 |
| Table 12-34. ADC_REGS Registers..... | 1133 |
| Table 12-35. ADC_REGS Access Type Codes..... | 1134 |
| Table 12-36. ADCCTL1 Register Field Descriptions..... | 1136 |
| Table 12-37. ADCCTL2 Register Field Descriptions..... | 1138 |
| Table 12-38. ADCBURSTCTL Register Field Descriptions..... | 1139 |
| Table 12-39. ADCINTFLG Register Field Descriptions..... | 1141 |
| Table 12-40. ADCINTFLGCLR Register Field Descriptions..... | 1143 |
| Table 12-41. ADCINTOVF Register Field Descriptions..... | 1144 |
| Table 12-42. ADCINTOVFCLR Register Field Descriptions..... | 1145 |
| Table 12-43. ADCINTSEL1N2 Register Field Descriptions..... | 1146 |
| Table 12-44. ADCINTSEL3N4 Register Field Descriptions..... | 1148 |
| Table 12-45. ADCSOCPRICL Register Field Descriptions..... | 1150 |
| Table 12-46. ADCINTSOCSEL1 Register Field Descriptions..... | 1152 |
| Table 12-47. ADCINTSOCSEL2 Register Field Descriptions..... | 1154 |
| Table 12-48. ADCSOCFLG1 Register Field Descriptions..... | 1156 |
| Table 12-49. ADCSOCFRC1 Register Field Descriptions..... | 1160 |
| Table 12-50. ADCSOCOVF1 Register Field Descriptions..... | 1165 |
| Table 12-51. ADCSOCOVFCLR1 Register Field Descriptions..... | 1168 |
| Table 12-52. ADCSOC0CTL Register Field Descriptions..... | 1171 |
| Table 12-53. ADCSOC1CTL Register Field Descriptions..... | 1173 |
| Table 12-54. ADCSOC2CTL Register Field Descriptions..... | 1175 |
| Table 12-55. ADCSOC3CTL Register Field Descriptions..... | 1177 |
| Table 12-56. ADCSOC4CTL Register Field Descriptions..... | 1179 |
| Table 12-57. ADCSOC5CTL Register Field Descriptions..... | 1181 |
| Table 12-58. ADCSOC6CTL Register Field Descriptions..... | 1183 |
| Table 12-59. ADCSOC7CTL Register Field Descriptions..... | 1185 |
| Table 12-60. ADCSOC8CTL Register Field Descriptions..... | 1187 |
| Table 12-61. ADCSOC9CTL Register Field Descriptions..... | 1189 |
| Table 12-62. ADCSOC10CTL Register Field Descriptions..... | 1191 |

| | |
|--|------|
| Table 12-63. ADCSOC11CTL Register Field Descriptions..... | 1193 |
| Table 12-64. ADCSOC12CTL Register Field Descriptions..... | 1195 |
| Table 12-65. ADCSOC13CTL Register Field Descriptions..... | 1197 |
| Table 12-66. ADCSOC14CTL Register Field Descriptions..... | 1199 |
| Table 12-67. ADCSOC15CTL Register Field Descriptions..... | 1201 |
| Table 12-68. ADCEVTSTAT Register Field Descriptions..... | 1203 |
| Table 12-69. ADCEVTCLR Register Field Descriptions..... | 1206 |
| Table 12-70. ADCEVTSEL Register Field Descriptions..... | 1208 |
| Table 12-71. ADCEVTINTSEL Register Field Descriptions..... | 1210 |
| Table 12-72. ADCOSDETECT Register Field Descriptions..... | 1212 |
| Table 12-73. ADCCOUNTER Register Field Descriptions..... | 1213 |
| Table 12-74. ADCREV Register Field Descriptions..... | 1214 |
| Table 12-75. ADCOFFTRIM Register Field Descriptions..... | 1215 |
| Table 12-76. ADCPPB1CONFIG Register Field Descriptions..... | 1216 |
| Table 12-77. ADCPPB1STAMP Register Field Descriptions..... | 1218 |
| Table 12-78. ADCPPB1OFFCAL Register Field Descriptions..... | 1219 |
| Table 12-79. ADCPPB1OFFREF Register Field Descriptions..... | 1220 |
| Table 12-80. ADCPPB1TRIPHI Register Field Descriptions..... | 1221 |
| Table 12-81. ADCPPB1TRIPOLO Register Field Descriptions..... | 1222 |
| Table 12-82. ADCPPB2CONFIG Register Field Descriptions..... | 1223 |
| Table 12-83. ADCPPB2STAMP Register Field Descriptions..... | 1225 |
| Table 12-84. ADCPPB2OFFCAL Register Field Descriptions..... | 1226 |
| Table 12-85. ADCPPB2OFFREF Register Field Descriptions..... | 1227 |
| Table 12-86. ADCPPB2TRIPHI Register Field Descriptions..... | 1228 |
| Table 12-87. ADCPPB2TRIPOLO Register Field Descriptions..... | 1229 |
| Table 12-88. ADCPPB3CONFIG Register Field Descriptions..... | 1230 |
| Table 12-89. ADCPPB3STAMP Register Field Descriptions..... | 1232 |
| Table 12-90. ADCPPB3OFFCAL Register Field Descriptions..... | 1233 |
| Table 12-91. ADCPPB3OFFREF Register Field Descriptions..... | 1234 |
| Table 12-92. ADCPPB3TRIPHI Register Field Descriptions..... | 1235 |
| Table 12-93. ADCPPB3TRIPOLO Register Field Descriptions..... | 1236 |
| Table 12-94. ADCPPB4CONFIG Register Field Descriptions..... | 1237 |
| Table 12-95. ADCPPB4STAMP Register Field Descriptions..... | 1239 |
| Table 12-96. ADCPPB4OFFCAL Register Field Descriptions..... | 1240 |
| Table 12-97. ADCPPB4OFFREF Register Field Descriptions..... | 1241 |
| Table 12-98. ADCPPB4TRIPHI Register Field Descriptions..... | 1242 |
| Table 12-99. ADCPPB4TRIPOLO Register Field Descriptions..... | 1243 |
| Table 12-100. ADCINCYCLE Register Field Descriptions..... | 1244 |
| Table 12-101. ADCINLTRIM2 Register Field Descriptions..... | 1245 |
| Table 12-102. ADCINLTRIM3 Register Field Descriptions..... | 1246 |
| Table 12-103. ADC Registers to Driverlib Functions..... | 1246 |
| Table 13-1. CMPSS and CMPSS_LITE Feature Comparison..... | 1253 |
| Table 13-2. CMPSS Base Address Table..... | 1265 |
| Table 13-3. CMPSS_REGS Registers..... | 1266 |
| Table 13-4. CMPSS_REGS Access Type Codes..... | 1266 |
| Table 13-5. COMPCTL Register Field Descriptions..... | 1268 |
| Table 13-6. COMPHYSCTL Register Field Descriptions..... | 1270 |
| Table 13-7. COMPSTS Register Field Descriptions..... | 1271 |
| Table 13-8. COMPSTSCLR Register Field Descriptions..... | 1272 |
| Table 13-9. COMPDACHCTL Register Field Descriptions..... | 1273 |
| Table 13-10. COMPDACHCTL2 Register Field Descriptions..... | 1275 |
| Table 13-11. DACHVALS Register Field Descriptions..... | 1276 |
| Table 13-12. DACHVALA Register Field Descriptions..... | 1277 |
| Table 13-13. RAMPHREFA Register Field Descriptions..... | 1278 |
| Table 13-14. RAMPHREFS Register Field Descriptions..... | 1279 |
| Table 13-15. RAMPHSTEPVALA Register Field Descriptions..... | 1280 |
| Table 13-16. RAMPHSTEPVALS Register Field Descriptions..... | 1281 |
| Table 13-17. RAMPHSTS Register Field Descriptions..... | 1282 |
| Table 13-18. DACLVALS Register Field Descriptions..... | 1283 |
| Table 13-19. DACLVALA Register Field Descriptions..... | 1284 |
| Table 13-20. RAMPHDLYA Register Field Descriptions..... | 1285 |

| | |
|--|------|
| Table 13-21. RAMPHDLYS Register Field Descriptions..... | 1286 |
| Table 13-22. CTRIPLFILCTL Register Field Descriptions..... | 1287 |
| Table 13-23. CTRIPLFILCLKCTL Register Field Descriptions..... | 1288 |
| Table 13-24. CTRIPHFIILCTL Register Field Descriptions..... | 1289 |
| Table 13-25. CTRIPHFIILCLKCTL Register Field Descriptions..... | 1290 |
| Table 13-26. COMPLOCK Register Field Descriptions..... | 1291 |
| Table 13-27. COMPDACLCTL Register Field Descriptions..... | 1292 |
| Table 13-28. RAMPLREFA Register Field Descriptions..... | 1294 |
| Table 13-29. RAMPLREFS Register Field Descriptions..... | 1295 |
| Table 13-30. RAMPLSTEPVALA Register Field Descriptions..... | 1296 |
| Table 13-31. RAMPLSTEPVALS Register Field Descriptions..... | 1297 |
| Table 13-32. RAMPLSTS Register Field Descriptions..... | 1298 |
| Table 13-33. RAMPLDLYA Register Field Descriptions..... | 1299 |
| Table 13-34. RAMPLDLYS Register Field Descriptions..... | 1300 |
| Table 13-35. CTRIPLFILCLKCTL2 Register Field Descriptions..... | 1301 |
| Table 13-36. CTRIPHFIILCLKCTL2 Register Field Descriptions..... | 1302 |
| Table 13-37. CMPSS_LITE_REGS Registers..... | 1303 |
| Table 13-38. CMPSS_LITE_REGS Access Type Codes..... | 1303 |
| Table 13-39. COMPCTL Register Field Descriptions..... | 1304 |
| Table 13-40. COMPHYSCTL Register Field Descriptions..... | 1306 |
| Table 13-41. COMPSTS Register Field Descriptions..... | 1307 |
| Table 13-42. COMPSTSCLR Register Field Descriptions..... | 1308 |
| Table 13-43. COMPDACHCTL Register Field Descriptions..... | 1309 |
| Table 13-44. DACHVALS Register Field Descriptions..... | 1310 |
| Table 13-45. DACHVALA Register Field Descriptions..... | 1311 |
| Table 13-46. DACVALS Register Field Descriptions..... | 1312 |
| Table 13-47. DACVALA Register Field Descriptions..... | 1313 |
| Table 13-48. CTRIPLFILCTL Register Field Descriptions..... | 1314 |
| Table 13-49. CTRIPLFILCLKCTL Register Field Descriptions..... | 1315 |
| Table 13-50. CTRIPHFIILCTL Register Field Descriptions..... | 1316 |
| Table 13-51. CTRIPHFIILCLKCTL Register Field Descriptions..... | 1317 |
| Table 13-52. COMPLOCK Register Field Descriptions..... | 1318 |
| Table 13-53. COMPDACLCTL Register Field Descriptions..... | 1319 |
| Table 13-54. CTRIPLFILCLKCTL2 Register Field Descriptions..... | 1320 |
| Table 13-55. CTRIPHFIILCLKCTL2 Register Field Descriptions..... | 1321 |
| Table 13-56. CMPSS Registers to Driverlib Functions..... | 1321 |
| Table 13-57. CMPSS_LITE Registers to Driverlib Functions..... | 1324 |
| Table 14-1. Submodule Configuration Parameters..... | 1333 |
| Table 14-2. Key Time-Base Signals..... | 1337 |
| Table 14-3. ePWM SYNC Selection..... | 1342 |
| Table 14-4. Action-Qualifier Submodule Possible Input Events..... | 1357 |
| Table 14-5. Action-Qualifier Event Priority for Up-Down-Count Mode..... | 1359 |
| Table 14-6. Action-Qualifier Event Priority for Up-Count Mode..... | 1359 |
| Table 14-7. Action-Qualifier Event Priority for Down-Count Mode..... | 1359 |
| Table 14-8. Behavior if CMPA/CMPB is Greater than the Period..... | 1360 |
| Table 14-9. Classical Dead-Band Operating Modes..... | 1373 |
| Table 14-10. Additional Dead-Band Operating Modes..... | 1373 |
| Table 14-11. Dead-Band Delay Values in μ s as a Function of DBFED and DBRED..... | 1375 |
| Table 14-12. Possible Pulse Width Values for EPWMCLK = 80MHz..... | 1378 |
| Table 14-13. Possible Actions On a Trip Event..... | 1382 |
| Table 14-14. Lock Bits and Corresponding Registers..... | 1420 |
| Table 14-15. Resolution for PWM and HRPWM..... | 1422 |
| Table 14-16. Relationship Between MEP Steps, PWM Frequency, and Resolution..... | 1428 |
| Table 14-17. CMPA versus Duty (left), and [CMPA:CMPAHR] versus Duty (right)..... | 1429 |
| Table 14-18. Duty Cycle Range Limitation for Three EPWMCLK/TBCLK Cycles..... | 1432 |
| Table 14-19. SFO Library Features..... | 1444 |
| Table 14-20. Factor Values..... | 1445 |
| Table 14-21. EPWM Base Address Table..... | 1454 |
| Table 14-22. EPWM_REGS Registers..... | 1455 |
| Table 14-23. EPWM_REGS Access Type Codes..... | 1457 |
| Table 14-24. TBCTL Register Field Descriptions..... | 1458 |

| | |
|---|------|
| Table 14-25. TBCTL2 Register Field Descriptions..... | 1460 |
| Table 14-26. EPWMSYNCINSEL Register Field Descriptions..... | 1461 |
| Table 14-27. TBCTR Register Field Descriptions..... | 1462 |
| Table 14-28. TBSTS Register Field Descriptions..... | 1463 |
| Table 14-29. EPWMSYNCOUTEN Register Field Descriptions..... | 1464 |
| Table 14-30. TBCTL3 Register Field Descriptions..... | 1466 |
| Table 14-31. CMPCTL Register Field Descriptions..... | 1467 |
| Table 14-32. CMPCTL2 Register Field Descriptions..... | 1469 |
| Table 14-33. DBCTL Register Field Descriptions..... | 1471 |
| Table 14-34. DBCTL2 Register Field Descriptions..... | 1474 |
| Table 14-35. AQCTL Register Field Descriptions..... | 1475 |
| Table 14-36. AQTSRCSEL Register Field Descriptions..... | 1477 |
| Table 14-37. PCCTL Register Field Descriptions..... | 1478 |
| Table 14-38. VCAPCTL Register Field Descriptions..... | 1480 |
| Table 14-39. VCNTCFG Register Field Descriptions..... | 1482 |
| Table 14-40. HRCNFG Register Field Descriptions..... | 1484 |
| Table 14-41. HRPWR Register Field Descriptions..... | 1486 |
| Table 14-42. HRMSTEP Register Field Descriptions..... | 1487 |
| Table 14-43. HRCNFG2 Register Field Descriptions..... | 1488 |
| Table 14-44. HRPCTL Register Field Descriptions..... | 1489 |
| Table 14-45. TRREM Register Field Descriptions..... | 1491 |
| Table 14-46. GLDCTL Register Field Descriptions..... | 1492 |
| Table 14-47. GLDCFG Register Field Descriptions..... | 1494 |
| Table 14-48. EPWMXLINK Register Field Descriptions..... | 1496 |
| Table 14-49. AQCTLA Register Field Descriptions..... | 1498 |
| Table 14-50. AQCTLA2 Register Field Descriptions..... | 1500 |
| Table 14-51. AQCTLB Register Field Descriptions..... | 1501 |
| Table 14-52. AQCTLB2 Register Field Descriptions..... | 1503 |
| Table 14-53. AQSFRC Register Field Descriptions..... | 1504 |
| Table 14-54. AQCSFRC Register Field Descriptions..... | 1505 |
| Table 14-55. DBREDHR Register Field Descriptions..... | 1506 |
| Table 14-56. DBRED Register Field Descriptions..... | 1507 |
| Table 14-57. DBFEDHR Register Field Descriptions..... | 1508 |
| Table 14-58. DBFED Register Field Descriptions..... | 1509 |
| Table 14-59. TBPHS Register Field Descriptions..... | 1510 |
| Table 14-60. TBPRDH Register Field Descriptions..... | 1511 |
| Table 14-61. TBPRD Register Field Descriptions..... | 1512 |
| Table 14-62. CMPA Register Field Descriptions..... | 1513 |
| Table 14-63. CMPB Register Field Descriptions..... | 1514 |
| Table 14-64. CMPC Register Field Descriptions..... | 1515 |
| Table 14-65. CMPD Register Field Descriptions..... | 1516 |
| Table 14-66. GLDCTL2 Register Field Descriptions..... | 1517 |
| Table 14-67. SWDELVAL Register Field Descriptions..... | 1518 |
| Table 14-68. TZSEL Register Field Descriptions..... | 1519 |
| Table 14-69. TZDCSEL Register Field Descriptions..... | 1521 |
| Table 14-70. TZCTL Register Field Descriptions..... | 1522 |
| Table 14-71. TZCTL2 Register Field Descriptions..... | 1524 |
| Table 14-72. TZCTLDCA Register Field Descriptions..... | 1526 |
| Table 14-73. TZCTLDCB Register Field Descriptions..... | 1528 |
| Table 14-74. TZEINT Register Field Descriptions..... | 1530 |
| Table 14-75. TZFLG Register Field Descriptions..... | 1531 |
| Table 14-76. TZCBCFLG Register Field Descriptions..... | 1533 |
| Table 14-77. TZOSTFLG Register Field Descriptions..... | 1535 |
| Table 14-78. TZCLR Register Field Descriptions..... | 1537 |
| Table 14-79. TZCBCCLR Register Field Descriptions..... | 1539 |
| Table 14-80. TZOSTCLR Register Field Descriptions..... | 1540 |
| Table 14-81. TZFRC Register Field Descriptions..... | 1541 |
| Table 14-82. ETSEL Register Field Descriptions..... | 1542 |
| Table 14-83. ETPS Register Field Descriptions..... | 1545 |
| Table 14-84. ETFLG Register Field Descriptions..... | 1548 |
| Table 14-85. ETCLR Register Field Descriptions..... | 1549 |

| | |
|---|------|
| Table 14-86. ETFRC Register Field Descriptions..... | 1550 |
| Table 14-87. ETINTPS Register Field Descriptions..... | 1551 |
| Table 14-88. ETSOCPS Register Field Descriptions..... | 1552 |
| Table 14-89. ETCNTINITCTL Register Field Descriptions..... | 1554 |
| Table 14-90. ETCNTINIT Register Field Descriptions..... | 1555 |
| Table 14-91. DCTRIPSEL Register Field Descriptions..... | 1556 |
| Table 14-92. DCACTL Register Field Descriptions..... | 1558 |
| Table 14-93. DCBCTL Register Field Descriptions..... | 1560 |
| Table 14-94. DCFCTL Register Field Descriptions..... | 1562 |
| Table 14-95. DCCAPCTL Register Field Descriptions..... | 1564 |
| Table 14-96. DCFOFFSET Register Field Descriptions..... | 1566 |
| Table 14-97. DCFOFFSETCNT Register Field Descriptions..... | 1567 |
| Table 14-98. DCFWINDOW Register Field Descriptions..... | 1568 |
| Table 14-99. DCFWINDOWCNT Register Field Descriptions..... | 1569 |
| Table 14-100. BLANKPULSEMIXSEL Register Field Descriptions..... | 1570 |
| Table 14-101. DCCAP Register Field Descriptions..... | 1572 |
| Table 14-102. DCAHTRIPSEL Register Field Descriptions..... | 1573 |
| Table 14-103. DCALTRIPSEL Register Field Descriptions..... | 1575 |
| Table 14-104. DCBHTRIPSEL Register Field Descriptions..... | 1577 |
| Table 14-105. DCBLTRIPSEL Register Field Descriptions..... | 1579 |
| Table 14-106. EPWMLOCK Register Field Descriptions..... | 1581 |
| Table 14-107. HWVDELVAL Register Field Descriptions..... | 1583 |
| Table 14-108. VCNTVAL Register Field Descriptions..... | 1584 |
| Table 14-109. EPWM Registers to Driverlib Functions..... | 1585 |
| Table 14-110. HRPWM Registers to Driverlib Functions..... | 1592 |
| Table 15-1. eCAP Input Selection..... | 1600 |
| Table 15-2. ECAP Base Address Table..... | 1618 |
| Table 15-3. ECAP_REGS Registers..... | 1619 |
| Table 15-4. ECAP_REGS Access Type Codes..... | 1619 |
| Table 15-5. TSCTR Register Field Descriptions..... | 1620 |
| Table 15-6. CTRPHS Register Field Descriptions..... | 1621 |
| Table 15-7. CAP1 Register Field Descriptions..... | 1622 |
| Table 15-8. CAP2 Register Field Descriptions..... | 1623 |
| Table 15-9. CAP3 Register Field Descriptions..... | 1624 |
| Table 15-10. CAP4 Register Field Descriptions..... | 1625 |
| Table 15-11. ECCTL0 Register Field Descriptions..... | 1626 |
| Table 15-12. ECCTL1 Register Field Descriptions..... | 1627 |
| Table 15-13. ECCTL2 Register Field Descriptions..... | 1629 |
| Table 15-14. ECEINT Register Field Descriptions..... | 1631 |
| Table 15-15. ECFLG Register Field Descriptions..... | 1633 |
| Table 15-16. ECCLR Register Field Descriptions..... | 1635 |
| Table 15-17. ECFRC Register Field Descriptions..... | 1636 |
| Table 15-18. ECAPSYNCINSEL Register Field Descriptions..... | 1637 |
| Table 15-19. ECAP Registers to Driverlib Functions..... | 1637 |
| Table 16-1. eQEP Input Source Select Table..... | 1646 |
| Table 16-2. EQEP Memory Map..... | 1648 |
| Table 16-3. Quadrature Decoder Truth Table..... | 1650 |
| Table 16-4. EQEP Base Address Table..... | 1672 |
| Table 16-5. EQEP_REGS Registers..... | 1673 |
| Table 16-6. EQEP_REGS Access Type Codes..... | 1673 |
| Table 16-7. QPOSCNT Register Field Descriptions..... | 1675 |
| Table 16-8. QPOSINIT Register Field Descriptions..... | 1676 |
| Table 16-9. QPOSMAX Register Field Descriptions..... | 1677 |
| Table 16-10. QPOSCMP Register Field Descriptions..... | 1678 |
| Table 16-11. QPOSILAT Register Field Descriptions..... | 1679 |
| Table 16-12. QPOSSLAT Register Field Descriptions..... | 1680 |
| Table 16-13. QPOSLAT Register Field Descriptions..... | 1681 |
| Table 16-14. QUTMR Register Field Descriptions..... | 1682 |
| Table 16-15. QUPRD Register Field Descriptions..... | 1683 |
| Table 16-16. QWDTMR Register Field Descriptions..... | 1684 |
| Table 16-17. QWDPRD Register Field Descriptions..... | 1685 |

| | |
|---|------|
| Table 16-18. QDECCTL Register Field Descriptions..... | 1686 |
| Table 16-19. QEPCTL Register Field Descriptions..... | 1688 |
| Table 16-20. QCAPCTL Register Field Descriptions..... | 1690 |
| Table 16-21. QPOSCTL Register Field Descriptions..... | 1691 |
| Table 16-22. QEINT Register Field Descriptions..... | 1692 |
| Table 16-23. QFLG Register Field Descriptions..... | 1694 |
| Table 16-24. QCLR Register Field Descriptions..... | 1696 |
| Table 16-25. QFRC Register Field Descriptions..... | 1698 |
| Table 16-26. QEPSTS Register Field Descriptions..... | 1700 |
| Table 16-27. QCTMR Register Field Descriptions..... | 1702 |
| Table 16-28. QCPRD Register Field Descriptions..... | 1703 |
| Table 16-29. QCTMRLAT Register Field Descriptions..... | 1704 |
| Table 16-30. QCPRDLAT Register Field Descriptions..... | 1705 |
| Table 16-31. REV Register Field Descriptions..... | 1706 |
| Table 16-32. QEPSTROBESEL Register Field Descriptions..... | 1707 |
| Table 16-33. QMACTRL Register Field Descriptions..... | 1708 |
| Table 16-34. QEPSRCSEL Register Field Descriptions..... | 1709 |
| Table 16-35. EQEP Registers to Driverlib Functions..... | 1710 |
| Table 17-1. CAN Register Access from Software..... | 1718 |
| Table 17-2. CAN Register Access from Code Composer Studio™ IDE..... | 1718 |
| Table 17-3. PIE Module Nomenclature for Interrupts..... | 1726 |
| Table 17-4. Programmable Ranges Required by CAN Protocol..... | 1738 |
| Table 17-5. Message Object Field Descriptions..... | 1748 |
| Table 17-6. Message RAM Addressing in Debug Mode..... | 1751 |
| Table 17-7. CAN Base Address Table..... | 1755 |
| Table 17-8. CAN_REGS Registers..... | 1756 |
| Table 17-9. CAN_REGS Access Type Codes..... | 1757 |
| Table 17-10. CAN_CTL Register Field Descriptions..... | 1758 |
| Table 17-11. CAN_ES Register Field Descriptions..... | 1761 |
| Table 17-12. CAN_ERRC Register Field Descriptions..... | 1763 |
| Table 17-13. CAN_BTR Register Field Descriptions..... | 1764 |
| Table 17-14. CAN_INT Register Field Descriptions..... | 1766 |
| Table 17-15. CAN_TEST Register Field Descriptions..... | 1767 |
| Table 17-16. CAN_PERR Register Field Descriptions..... | 1769 |
| Table 17-17. CAN_RAM_INIT Register Field Descriptions..... | 1770 |
| Table 17-18. CAN_GLB_INT_EN Register Field Descriptions..... | 1771 |
| Table 17-19. CAN_GLB_INT_FLG Register Field Descriptions..... | 1772 |
| Table 17-20. CAN_GLB_INT_CLR Register Field Descriptions..... | 1773 |
| Table 17-21. CAN_ABOTR Register Field Descriptions..... | 1774 |
| Table 17-22. CAN_TXRQ_X Register Field Descriptions..... | 1775 |
| Table 17-23. CAN_TXRQ_21 Register Field Descriptions..... | 1776 |
| Table 17-24. CAN_NDAT_X Register Field Descriptions..... | 1777 |
| Table 17-25. CAN_NDAT_21 Register Field Descriptions..... | 1778 |
| Table 17-26. CAN_IPEN_X Register Field Descriptions..... | 1779 |
| Table 17-27. CAN_IPEN_21 Register Field Descriptions..... | 1780 |
| Table 17-28. CAN_MVAL_X Register Field Descriptions..... | 1781 |
| Table 17-29. CAN_MVAL_21 Register Field Descriptions..... | 1782 |
| Table 17-30. CAN_IP_MUX21 Register Field Descriptions..... | 1783 |
| Table 17-31. CAN_IF1CMD Register Field Descriptions..... | 1784 |
| Table 17-32. CAN_IF1MSK Register Field Descriptions..... | 1787 |
| Table 17-33. CAN_IF1ARB Register Field Descriptions..... | 1788 |
| Table 17-34. CAN_IF1MCTL Register Field Descriptions..... | 1790 |
| Table 17-35. CAN_IF1DATA Register Field Descriptions..... | 1792 |
| Table 17-36. CAN_IF1DATB Register Field Descriptions..... | 1793 |
| Table 17-37. CAN_IF2CMD Register Field Descriptions..... | 1794 |
| Table 17-38. CAN_IF2MSK Register Field Descriptions..... | 1797 |
| Table 17-39. CAN_IF2ARB Register Field Descriptions..... | 1798 |
| Table 17-40. CAN_IF2MCTL Register Field Descriptions..... | 1800 |
| Table 17-41. CAN_IF2DATA Register Field Descriptions..... | 1802 |
| Table 17-42. CAN_IF2DATB Register Field Descriptions..... | 1803 |
| Table 17-43. CAN_IF3MSK Register Field Descriptions..... | 1804 |

| | |
|--|------|
| Table 17-44. CAN_IF3ARB Register Field Descriptions..... | 1805 |
| Table 17-45. CAN_IF3MCTL Register Field Descriptions..... | 1806 |
| Table 17-46. CAN_IF3DATA Register Field Descriptions..... | 1808 |
| Table 17-47. CAN_IF3DATB Register Field Descriptions..... | 1809 |
| Table 17-48. CAN_IF3UPD Register Field Descriptions..... | 1810 |
| Table 17-49. CAN Registers to Driverlib Functions..... | 1810 |
| Table 18-1. MCAN I/O Description..... | 1817 |
| Table 18-2. MCAN Clocks and Resets..... | 1819 |
| Table 18-3. MCAN Hardware Requests..... | 1819 |
| Table 18-4. Steps to Configure MCAN Module..... | 1822 |
| Table 18-5. CAN FD Frame Description..... | 1823 |
| Table 18-6. DLC Coding in CAN FD..... | 1824 |
| Table 18-7. Rx Buffer/Rx FIFO Element Size..... | 1840 |
| Table 18-8. Example Filter Configuration for Rx Buffers..... | 1842 |
| Table 18-9. Possible Configurations for Message Transmission..... | 1842 |
| Table 18-10. Tx Buffer, Tx FIFO, Tx Queue Element Size..... | 1843 |
| Table 18-11. Rx Buffer/Rx FIFO Element Field Descriptions..... | 1848 |
| Table 18-12. Tx Buffer Element Field Descriptions..... | 1850 |
| Table 18-13. Tx Event FIFO Element Field Descriptions..... | 1852 |
| Table 18-14. Standard Message ID Filter Element Field Descriptions..... | 1854 |
| Table 18-15. Extended Message ID Filter Element Field Descriptions..... | 1855 |
| Table 18-16. MCAN Base Address Table..... | 1860 |
| Table 18-17. MCANSS_REGS Registers..... | 1861 |
| Table 18-18. MCANSS_REGS Access Type Codes..... | 1861 |
| Table 18-19. MCANSS_PID Register Field Descriptions..... | 1862 |
| Table 18-20. MCANSS_CTRL Register Field Descriptions..... | 1863 |
| Table 18-21. MCANSS_STAT Register Field Descriptions..... | 1864 |
| Table 18-22. MCANSS_ICS Register Field Descriptions..... | 1865 |
| Table 18-23. MCANSS_IRS Register Field Descriptions..... | 1866 |
| Table 18-24. MCANSS_IECS Register Field Descriptions..... | 1867 |
| Table 18-25. MCANSS_IE Register Field Descriptions..... | 1868 |
| Table 18-26. MCANSSIES Register Field Descriptions..... | 1869 |
| Table 18-27. MCANSS_EOI Register Field Descriptions..... | 1870 |
| Table 18-28. MCANSS_EXT_TS_PRESCALER Register Field Descriptions..... | 1871 |
| Table 18-29. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register Field Descriptions..... | 1872 |
| Table 18-30. MCAN_REGS Registers..... | 1873 |
| Table 18-31. MCAN_REGS Access Type Codes..... | 1874 |
| Table 18-32. MCAN_CREL Register Field Descriptions..... | 1875 |
| Table 18-33. MCAN_ENDN Register Field Descriptions..... | 1876 |
| Table 18-34. MCAN_DBTP Register Field Descriptions..... | 1877 |
| Table 18-35. MCAN_TEST Register Field Descriptions..... | 1879 |
| Table 18-36. MCAN_RWD Register Field Descriptions..... | 1880 |
| Table 18-37. MCAN_CCCR Register Field Descriptions..... | 1881 |
| Table 18-38. MCAN_NBTP Register Field Descriptions..... | 1884 |
| Table 18-39. MCAN_TSCL Register Field Descriptions..... | 1886 |
| Table 18-40. MCAN_TSCV Register Field Descriptions..... | 1887 |
| Table 18-41. MCAN_TOCC Register Field Descriptions..... | 1888 |
| Table 18-42. MCAN_TOCV Register Field Descriptions..... | 1889 |
| Table 18-43. MCAN_ECR Register Field Descriptions..... | 1890 |
| Table 18-44. MCAN_PSR Register Field Descriptions..... | 1891 |
| Table 18-45. MCAN_TDCR Register Field Descriptions..... | 1894 |
| Table 18-46. MCAN_IR Register Field Descriptions..... | 1895 |
| Table 18-47. MCAN_IE Register Field Descriptions..... | 1899 |
| Table 18-48. MCAN_ILS Register Field Descriptions..... | 1901 |
| Table 18-49. MCAN_IIE Register Field Descriptions..... | 1904 |
| Table 18-50. MCAN_GFC Register Field Descriptions..... | 1905 |
| Table 18-51. MCAN_SIDFC Register Field Descriptions..... | 1906 |
| Table 18-52. MCAN_XIDFC Register Field Descriptions..... | 1907 |
| Table 18-53. MCAN_XIDAM Register Field Descriptions..... | 1908 |
| Table 18-54. MCAN_HPMs Register Field Descriptions..... | 1909 |
| Table 18-55. MCAN_NDAT1 Register Field Descriptions..... | 1910 |

| | |
|--|------|
| Table 18-56. MCAN_NDAT2 Register Field Descriptions..... | 1913 |
| Table 18-57. MCAN_RXF0C Register Field Descriptions..... | 1916 |
| Table 18-58. MCAN_RXF0S Register Field Descriptions..... | 1917 |
| Table 18-59. MCAN_RXF0A Register Field Descriptions..... | 1918 |
| Table 18-60. MCAN_RXBC Register Field Descriptions..... | 1919 |
| Table 18-61. MCAN_RXF1C Register Field Descriptions..... | 1920 |
| Table 18-62. MCAN_RXF1S Register Field Descriptions..... | 1921 |
| Table 18-63. MCAN_RXF1A Register Field Descriptions..... | 1922 |
| Table 18-64. MCAN_RXESC Register Field Descriptions..... | 1923 |
| Table 18-65. MCAN_TXBC Register Field Descriptions..... | 1925 |
| Table 18-66. MCAN_TXFQS Register Field Descriptions..... | 1927 |
| Table 18-67. MCAN_TXESC Register Field Descriptions..... | 1928 |
| Table 18-68. MCAN_TXBRS Register Field Descriptions..... | 1929 |
| Table 18-69. MCAN_TXBAR Register Field Descriptions..... | 1932 |
| Table 18-70. MCAN_TXBCR Register Field Descriptions..... | 1934 |
| Table 18-71. MCAN_TXBTO Register Field Descriptions..... | 1936 |
| Table 18-72. MCAN_TXBCF Register Field Descriptions..... | 1938 |
| Table 18-73. MCAN_TXBTIE Register Field Descriptions..... | 1940 |
| Table 18-74. MCAN_TXBCIE Register Field Descriptions..... | 1944 |
| Table 18-75. MCAN_TXEFC Register Field Descriptions..... | 1948 |
| Table 18-76. MCAN_TXEFS Register Field Descriptions..... | 1949 |
| Table 18-77. MCAN_TXEFA Register Field Descriptions..... | 1950 |
| Table 18-78. MCAN_ERROR_REGS Registers..... | 1951 |
| Table 18-79. MCAN_ERROR_REGS Access Type Codes..... | 1951 |
| Table 18-80. MCANERR_REV Register Field Descriptions..... | 1953 |
| Table 18-81. MCANERR_VECTOR Register Field Descriptions..... | 1954 |
| Table 18-82. MCANERR_STAT Register Field Descriptions..... | 1955 |
| Table 18-83. MCANERR_WRAP_REV Register Field Descriptions..... | 1956 |
| Table 18-84. MCANERR_CTRL Register Field Descriptions..... | 1957 |
| Table 18-85. MCANERR_ERR_CTRL1 Register Field Descriptions..... | 1959 |
| Table 18-86. MCANERR_ERR_CTRL2 Register Field Descriptions..... | 1960 |
| Table 18-87. MCANERR_ERR_STAT1 Register Field Descriptions..... | 1961 |
| Table 18-88. MCANERR_ERR_STAT2 Register Field Descriptions..... | 1963 |
| Table 18-89. MCANERR_ERR_STAT3 Register Field Descriptions..... | 1964 |
| Table 18-90. MCANERR_SEC_EOI Register Field Descriptions..... | 1965 |
| Table 18-91. MCANERR_SEC_STATUS Register Field Descriptions..... | 1966 |
| Table 18-92. MCANERR_SEC_ENABLE_SET Register Field Descriptions..... | 1967 |
| Table 18-93. MCANERR_SEC_ENABLE_CLR Register Field Descriptions..... | 1968 |
| Table 18-94. MCANERRDED_EOI Register Field Descriptions..... | 1969 |
| Table 18-95. MCANERRDED_STATUS Register Field Descriptions..... | 1970 |
| Table 18-96. MCANERRDED_ENABLE_SET Register Field Descriptions..... | 1971 |
| Table 18-97. MCANERRDED_ENABLE_CLR Register Field Descriptions..... | 1972 |
| Table 18-98. MCANERRAGGR_ENABLE_SET Register Field Descriptions..... | 1973 |
| Table 18-99. MCANERRAGGR_ENABLE_CLR Register Field Descriptions..... | 1974 |
| Table 18-100. MCANERRAGGR_STATUS_SET Register Field Descriptions..... | 1975 |
| Table 18-101. MCANERRAGGR_STATUS_CLR Register Field Descriptions..... | 1976 |
| Table 18-102. MCAN Registers to Driverlib Functions..... | 1976 |
| Table 19-1. Dependency of Delay d on the Divide-Down Value IPSC..... | 1986 |
| Table 19-2. Operating Modes of the I2C Module..... | 1988 |
| Table 19-3. Master-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMDR..... | 1988 |
| Table 19-4. How the MST and FDF Bits of I2CMDR Affect the Role of the TRX Bit of I2CMDR..... | 1994 |
| Table 19-5. Ways to Generate a NACK Bit..... | 1998 |
| Table 19-6. Descriptions of the Basic I2C Interrupt Requests..... | 1999 |
| Table 19-7. I2C Base Address Table..... | 2005 |
| Table 19-8. I2C_REGS Registers..... | 2006 |
| Table 19-9. I2C_REGS Access Type Codes..... | 2006 |
| Table 19-10. I2COAR Register Field Descriptions..... | 2007 |
| Table 19-11. I2CIER Register Field Descriptions..... | 2008 |
| Table 19-12. I2CSTR Register Field Descriptions..... | 2009 |
| Table 19-13. I2CCLKL Register Field Descriptions..... | 2013 |
| Table 19-14. I2CCLKH Register Field Descriptions..... | 2014 |

| | |
|---|------|
| Table 19-15. I2CCNT Register Field Descriptions..... | 2015 |
| Table 19-16. I2CDRR Register Field Descriptions..... | 2016 |
| Table 19-17. I2CSAR Register Field Descriptions..... | 2017 |
| Table 19-18. I2CDXR Register Field Descriptions..... | 2018 |
| Table 19-19. I2CMDR Register Field Descriptions..... | 2019 |
| Table 19-20. I2CISRC Register Field Descriptions..... | 2023 |
| Table 19-21. I2CEMDR Register Field Descriptions..... | 2024 |
| Table 19-22. I2CPSC Register Field Descriptions..... | 2025 |
| Table 19-23. I2CFFTX Register Field Descriptions..... | 2026 |
| Table 19-24. I2CFFRX Register Field Descriptions..... | 2028 |
| Table 19-25. I2C Registers to Driverlib Functions..... | 2029 |
| Table 20-1. PMBUS Base Address Table..... | 2055 |
| Table 20-2. PMBUS_REGS Registers..... | 2056 |
| Table 20-3. PMBUS_REGS Access Type Codes..... | 2056 |
| Table 20-4. PMBMC Register Field Descriptions..... | 2057 |
| Table 20-5. PMBTXBUF Register Field Descriptions..... | 2059 |
| Table 20-6. PMBRXBUF Register Field Descriptions..... | 2060 |
| Table 20-7. PMBACK Register Field Descriptions..... | 2061 |
| Table 20-8. PMBSTS Register Field Descriptions..... | 2062 |
| Table 20-9. PMBINTM Register Field Descriptions..... | 2064 |
| Table 20-10. PMBSC Register Field Descriptions..... | 2066 |
| Table 20-11. PMBHSA Register Field Descriptions..... | 2068 |
| Table 20-12. PMBCTRL Register Field Descriptions..... | 2069 |
| Table 20-13. PMBTIMCTL Register Field Descriptions..... | 2071 |
| Table 20-14. PMBTIMCLK Register Field Descriptions..... | 2072 |
| Table 20-15. PMBTIMSTSETUP Register Field Descriptions..... | 2073 |
| Table 20-16. PMBTIMBIDLE Register Field Descriptions..... | 2074 |
| Table 20-17. PMBTIMLOWTIMOUT Register Field Descriptions..... | 2075 |
| Table 20-18. PMBTIMHIGHTIMOUT Register Field Descriptions..... | 2076 |
| Table 20-19. PMBUS Registers to Driverlib Functions..... | 2076 |
| Table 21-1. SCI Module Signal Summary..... | 2080 |
| Table 21-2. Programming the Data Format Using SCICCR..... | 2083 |
| Table 21-3. Asynchronous Baud Register Values for Common SCI Bit Rates..... | 2093 |
| Table 21-4. SCI Interrupt Flags..... | 2095 |
| Table 21-5. SCI Base Address Table..... | 2099 |
| Table 21-6. SCI_REGS Registers..... | 2100 |
| Table 21-7. SCI_REGS Access Type Codes..... | 2100 |
| Table 21-8. SCICCR Register Field Descriptions..... | 2101 |
| Table 21-9. SCICL1 Register Field Descriptions..... | 2103 |
| Table 21-10. SCIHBAUD Register Field Descriptions..... | 2105 |
| Table 21-11. SCILBAUD Register Field Descriptions..... | 2106 |
| Table 21-12. SCICL2 Register Field Descriptions..... | 2107 |
| Table 21-13. SCIRXST Register Field Descriptions..... | 2109 |
| Table 21-14. SCIRXEMU Register Field Descriptions..... | 2113 |
| Table 21-15. SCIRXBUF Register Field Descriptions..... | 2114 |
| Table 21-16. SCITXBUF Register Field Descriptions..... | 2116 |
| Table 21-17. SCIFFTX Register Field Descriptions..... | 2117 |
| Table 21-18. SCIFFRX Register Field Descriptions..... | 2119 |
| Table 21-19. SCIFFCT Register Field Descriptions..... | 2121 |
| Table 21-20. SCIPRI Register Field Descriptions..... | 2122 |
| Table 21-21. SCI Registers to Driverlib Functions..... | 2122 |
| Table 22-1. SPI Module Signal Summary..... | 2128 |
| Table 22-2. SPI Interrupt Flag Modes..... | 2130 |
| Table 22-3. SPI Clocking Scheme Selection Guide..... | 2137 |
| Table 22-4. 4-wire versus 3-wire SPI Pin Functions..... | 2139 |
| Table 22-5. 3-Wire SPI Pin Configuration..... | 2140 |
| Table 22-6. SPI Base Address Table..... | 2148 |
| Table 22-7. SPI_REGS Registers..... | 2149 |
| Table 22-8. SPI_REGS Access Type Codes..... | 2149 |
| Table 22-9. SPICCR Register Field Descriptions..... | 2150 |
| Table 22-10. SPICTL Register Field Descriptions..... | 2152 |

| | |
|---|------|
| Table 22-11. SPISTS Register Field Descriptions..... | 2154 |
| Table 22-12. SPIBRR Register Field Descriptions..... | 2156 |
| Table 22-13. SPIRXEMU Register Field Descriptions..... | 2157 |
| Table 22-14. SPIRXBUF Register Field Descriptions..... | 2158 |
| Table 22-15. SPITXBUF Register Field Descriptions..... | 2159 |
| Table 22-16. SPIDAT Register Field Descriptions..... | 2160 |
| Table 22-17. SPIFFTX Register Field Descriptions..... | 2161 |
| Table 22-18. SPIFFRX Register Field Descriptions..... | 2163 |
| Table 22-19. SPIFFCT Register Field Descriptions..... | 2165 |
| Table 22-20. SPIPRI Register Field Descriptions..... | 2166 |
| Table 22-21. SPI Registers to Driverlib Functions..... | 2167 |
| Table 23-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration)..... | 2178 |
| Table 23-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration)..... | 2179 |
| Table 23-3. SCI Mode (Minimum Configuration)..... | 2179 |
| Table 23-4. SCI/LIN Interrupts..... | 2186 |
| Table 23-5. SCI Receiver Status Flags..... | 2187 |
| Table 23-6. SCI Transmitter Status Flags..... | 2187 |
| Table 23-7. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than v1.3..... | 2193 |
| Table 23-8. Response Length with SCIFORMAT[18:16] Programming..... | 2193 |
| Table 23-9. Superfractional Bit Modulation for LIN Master Mode and Slave Mode..... | 2195 |
| Table 23-10. Timeout Values in T _{bit} Units..... | 2203 |
| Table 23-11. LIN Base Address Table..... | 2217 |
| Table 23-12. LIN_REGS Registers..... | 2218 |
| Table 23-13. LIN_REGS Access Type Codes..... | 2218 |
| Table 23-14. SCIGCR0 Register Field Descriptions..... | 2220 |
| Table 23-15. SCIGCR1 Register Field Descriptions..... | 2221 |
| Table 23-16. SCIGCR2 Register Field Descriptions..... | 2226 |
| Table 23-17. SCISETINT Register Field Descriptions..... | 2228 |
| Table 23-18. SCICLEARINT Register Field Descriptions..... | 2232 |
| Table 23-19. SCISETINTLVL Register Field Descriptions..... | 2235 |
| Table 23-20. SCICLEARINTLVL Register Field Descriptions..... | 2238 |
| Table 23-21. SCIFLR Register Field Descriptions..... | 2241 |
| Table 23-22. SCIINTVECT0 Register Field Descriptions..... | 2249 |
| Table 23-23. SCIINTVECT1 Register Field Descriptions..... | 2250 |
| Table 23-24. SCIFORMAT Register Field Descriptions..... | 2251 |
| Table 23-25. BRSR Register Field Descriptions..... | 2252 |
| Table 23-26. SCIED Register Field Descriptions..... | 2254 |
| Table 23-27. SCIRD Register Field Descriptions..... | 2255 |
| Table 23-28. SCITD Register Field Descriptions..... | 2256 |
| Table 23-29. SCPIO0 Register Field Descriptions..... | 2257 |
| Table 23-30. SCPIO2 Register Field Descriptions..... | 2258 |
| Table 23-31. LINCOMP Register Field Descriptions..... | 2259 |
| Table 23-32. LINRD0 Register Field Descriptions..... | 2260 |
| Table 23-33. LINRD1 Register Field Descriptions..... | 2261 |
| Table 23-34. LINMASK Register Field Descriptions..... | 2262 |
| Table 23-35. LINID Register Field Descriptions..... | 2263 |
| Table 23-36. LINTD0 Register Field Descriptions..... | 2264 |
| Table 23-37. LINTD1 Register Field Descriptions..... | 2265 |
| Table 23-38. MBRSR Register Field Descriptions..... | 2266 |
| Table 23-39. IODFTCTRL Register Field Descriptions..... | 2267 |
| Table 23-40. LIN_GLB_INT_EN Register Field Descriptions..... | 2270 |
| Table 23-41. LIN_GLB_INT_FLG Register Field Descriptions..... | 2271 |
| Table 23-42. LIN_GLB_INT_CLR Register Field Descriptions..... | 2272 |
| Table 23-43. LIN Registers to Driverlib Functions..... | 2272 |
| Table 24-1. SIGGENx Active Register Loading..... | 2282 |
| Table 24-2. EPG Data Input Connections..... | 2285 |
| Table 24-3. EPG Input Connections..... | 2286 |
| Table 24-4. EPG Output Connections..... | 2286 |
| Table 24-5. EPG Base Address Table..... | 2292 |
| Table 24-6. EPG_REGS Registers..... | 2293 |
| Table 24-7. EPG_REGS Access Type Codes..... | 2293 |

| | |
|--|------|
| Table 24-8. GCTL0 Register Field Descriptions..... | 2295 |
| Table 24-9. GCTL1 Register Field Descriptions..... | 2297 |
| Table 24-10. GCTL2 Register Field Descriptions..... | 2298 |
| Table 24-11. GCTL3 Register Field Descriptions..... | 2300 |
| Table 24-12. EPGLOCK Register Field Descriptions..... | 2304 |
| Table 24-13. EPGCOMMIT Register Field Descriptions..... | 2305 |
| Table 24-14. GINTSTS Register Field Descriptions..... | 2306 |
| Table 24-15. GINTEN Register Field Descriptions..... | 2307 |
| Table 24-16. GINTCLR Register Field Descriptions..... | 2308 |
| Table 24-17. GINTFRC Register Field Descriptions..... | 2309 |
| Table 24-18. CLKDIV0_CTL0 Register Field Descriptions..... | 2310 |
| Table 24-19. CLKDIV0_CLKOFFSET Register Field Descriptions..... | 2311 |
| Table 24-20. CLKDIV1_CTL0 Register Field Descriptions..... | 2312 |
| Table 24-21. CLKDIV1_CLKOFFSET Register Field Descriptions..... | 2313 |
| Table 24-22. SIGGEN0_CTL0 Register Field Descriptions..... | 2314 |
| Table 24-23. SIGGEN0_CTL1 Register Field Descriptions..... | 2316 |
| Table 24-24. SIGGEN0_DATA0 Register Field Descriptions..... | 2317 |
| Table 24-25. SIGGEN0_DATA1 Register Field Descriptions..... | 2318 |
| Table 24-26. SIGGEN0_DATA0_ACTIVE Register Field Descriptions..... | 2319 |
| Table 24-27. SIGGEN0_DATA1_ACTIVE Register Field Descriptions..... | 2320 |
| Table 24-28. EPG_MUX_REGS Registers..... | 2321 |
| Table 24-29. EPG_MUX_REGS Access Type Codes..... | 2321 |
| Table 24-30. EPGMXSEL0 Register Field Descriptions..... | 2322 |
| Table 24-31. EPGMXSELLOCK Register Field Descriptions..... | 2325 |
| Table 24-32. EPGMXSELCOMMIT Register Field Descriptions..... | 2326 |
| Table 24-33. EPG Registers to Driverlib Functions..... | 2326 |



About This Manual

This Technical Reference Manual (TRM) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

The TRM should not be considered a substitute for the data manual, rather a companion guide that should be used alongside the device-specific data manual to understand the details to program the device. The primary purpose of the TRM is to abstract the programming details of the device from the data manual. This allows the data manual to outline the high-level features of the device without unnecessary information about register descriptions or programming models.

Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers can be shown with the suffix h or the prefix 0x. For example, the following number is 40 hexadecimal (decimal 64): 40h or 0x40.
- Registers in this document are shown in figures and described in tables.
 - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties with default reset value below. A legend explains the notation used for the properties.
 - Reserved bits in a register figure can have one of multiple meanings:
 - Not implemented on the device
 - Reserved for future device expansion
 - Reserved for TI testing
 - Reserved configurations of the device that are not supported
 - Writing nondefault values to the Reserved bits could cause unexpected behavior and should be avoided.

Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

Related Documentation From Texas Instruments

For a complete listing of related documentation and development-support tools for these devices, visit the Texas Instruments website at www.ti.com.

Additionally, the [TMS320C28x DSP CPU and Instruction Set Reference Guide](#) and the [TMS320C28x Floating Point Unit and Instruction Set Reference Guide](#) must be used in conjunction with this TRM.

Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

Trademarks

TI E2E™, C2000™, Code Composer Studio™, and Texas Instruments™ are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

Chapter 1
C2000™ Microcontrollers Software Support



This chapter discusses the C2000Ware for the C2000™ microcontrollers. The C2000Ware can be downloaded from: www.ti.com/tool/C2000WARE

| | |
|--|-----------|
| 1.1 Introduction..... | 62 |
| 1.2 C2000Ware Structure..... | 62 |
| 1.3 Documentation..... | 62 |
| 1.4 Devices..... | 62 |
| 1.5 Libraries..... | 62 |
| 1.6 Code Composer Studio™ Integrated Development Environment (IDE)..... | 62 |
| 1.7 SysConfig and PinMUX Tool..... | 63 |

1.1 Introduction

C2000Ware for the C2000™ microcontrollers is a cohesive set of development software and documentation designed to minimize software development time. From device-specific drivers and libraries to device peripheral examples, C2000Ware provides a solid foundation to begin development and evaluation of your product.

C2000Ware can be downloaded from: www.ti.com/tool/C2000WARE

1.2 C2000Ware Structure

The C2000Ware software package is organized into the following directory structure as shown in [Table 1-1](#).

Table 1-1. C2000Ware Root Directories

| Directory Name | Description |
|----------------|---|
| boards | Contains the hardware design schematics, BOM, Gerber files, and documentation for C2000 controlCARDS. |
| device_support | Contains all device-specific support files, bit field headers and device development user's guides. |
| docs | Contains the C2000Ware package user's guides and the HTML index page of all package documentation. |
| driverlib | Contains the device-specific driver library and driver-based peripheral examples. |
| libraries | Contains the device-specific and core libraries. |

1.3 Documentation

Within C2000Ware, there is an extensive amount of development documentation ranging from board design documentation, to library user's guides, to driver API documentation. The "boards" directory contains all the hardware design, BOM, Gerber files, and more for controlCARDS. To assist with locating the necessary documentation, an HTML page is provided that contains a full list of all the documents in the C2000Ware package. Locate this page in the "docs" directory.

1.4 Devices

C2000Ware contains the necessary software and documentation to jumpstart development for C2000™ microcontrollers. Each device includes device-specific common source files, peripheral example projects, bit field headers, and if available, a device peripheral driver library. Additionally, documentation is provided for each device on how to set up a CCS project, as well as give an overview of all the included example projects and assist with troubleshooting. For devices with a driver library, documentation is also included that details all the peripheral APIs available.

To learn more about C2000™ microcontrollers, visit: www.ti.com/c2000.

1.5 Libraries

The libraries included in C2000Ware range from fixed-point and floating-point math libraries, to specialized DSP libraries, as well as calibration libraries. Each library includes documentation and examples, where applicable. Additionally, the Flash API files and boot ROM source code are located in the "libraries" directory.

1.6 Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio™ is an integrated development environment (IDE) that supports TI's microcontroller and embedded processors portfolio. The Code Composer Studio™ IDE comprises a suite of tools used to develop and debug embedded applications. The latest version of Code Composer Studio™ IDE can be obtained at: www.ti.com/ccstudio

All projects and examples in C2000Ware are built for and tested with the Code Composer Studio™ IDE. Although the Code Composer Studio™ IDE is not included with the C2000Ware installer, Code Composer Studio™ IDE is easily obtainable in a variety of versions.

1.7 SysConfig and PinMUX Tool

To help simplify configuration challenges and accelerate software development, Texas Instruments™ created SysConfig, an intuitive and comprehensive collection of graphical utilities for configuring pins, peripherals, subsystems, and other components. SysConfig helps you manage, expose, and resolve conflicts visually so that you have more time to create differentiated applications.

The tool's output includes C header and code files that can be used with C2000Ware examples or used to configure custom software.

The SysConfig tool automatically selects the pinmux settings that satisfy the entered requirements. The SysConfig tool is delivered integrated in the Code Composer Studio™ IDE, in the C2000Ware GPIO example, as a standalone installer, or can be used by way of the cloud tools portal at: dev.ti.com

Chapter 2

C28x Processor



This chapter contains a short description of the C28x processor and extended instruction sets.

Further information can be found in the following documents:

- [TMS320C28x CPU and Instruction Set Reference Guide](#)
- [TMS320C28x Extended Instruction Sets Technical Reference Manual](#)
- [Accelerators: Enhancing the Capabilities of the C2000 MCU Family Technical Brief](#)
- [TMS320C28x FPU Primer Application Report](#)

| | |
|---|-----------|
| 2.1 Introduction..... | 65 |
| 2.2 C28X Related Collateral..... | 65 |
| 2.3 Features..... | 65 |
| 2.4 Floating-Point Unit..... | 66 |
| 2.5 Trigonometric Math Unit (TMU)..... | 66 |
| 2.6 VCRC Unit..... | 67 |

2.1 Introduction

The C28x CPU is a 32-bit fixed-point processor. This device draws from the best features of digital signal processing, reduced instruction set computing (RISC), microcontroller architectures, firmware, and tool sets.

For more information on CPU architecture and instruction set, see the [TMS320C28x CPU and Instruction Set Reference Guide](#).

2.2 C28X Related Collateral

Foundational Materials

- [C2000 Academy - C28x](#)
- [C2000 C28x Migration from COFF to EABI](#)
- [C2000 C28x Optimization Guide](#)
- [C2000 Performance Tips and Tricks](#)
- [C2000 Software Guide](#)
- [CGT Data Blocking C2000](#)
- [*Enhancing the Computational Performance of the C2000™ Microcontroller Family Application Report*](#)

Getting Started Materials

- [C2000 Multicore Development User Guide](#)
- [C2000Ware - CLAMath](#)
- [C2000Ware - FPU Fast RTS](#)
- [C2000Ware - FPU Library](#)
- [C2000Ware - Fast Integer Division](#)
- [C2000Ware - Fixed Point Library](#)
- [C2000Ware - IQMath](#)
- [C2000Ware - VCU Library](#)
- [C28x Context Save and Restore](#)
- [*CRC Engines in C2000 Devices Application Report*](#)
- [*Migrating Software From 8-Bit \(Byte\) Addressable CPU's to C28x CPU Application Report*](#)
- [*TMS320C28x Extended Instruction Sets Application Report*](#)
- [*TMS320C28x FPU Primer Application Report*](#)

2.3 Features

The CPU features include a modified Harvard architecture and circular addressing. The RISC features are single-cycle instruction execution, register-to-register operations, and modified Harvard architecture. The microcontroller features include ease of use through an intuitive instruction set, byte packing and unpacking, and bit manipulation. The modified Harvard architecture of the CPU enables instruction and data fetches to be performed in parallel. The CPU can read instructions and data while it writes data simultaneously to maintain the single-cycle instruction operation across the pipeline.

2.4 Floating-Point Unit

The C28x plus floating-point (C28x+FPU) processor extends the capabilities of the C28x fixed-point CPU by adding registers and instructions to support IEEE single-precision floating point operations.

Devices with the C28x+FPU include the standard C28x register set plus an additional set of floating-point unit registers. The additional floating-point unit registers are the following:

- Eight floating-point result registers, RnH (where n = 0–7)
- Floating-point Status Register (STF)
- Repeat Block Register (RB)

All of the floating-point registers, except the repeat block register, are shadowed. This shadowing can be used in high-priority interrupts for fast context save and restore of the floating-point registers.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

2.5 Trigonometric Math Unit (TMU)

The trigonometric math unit (TMU) extends the capabilities of a C28x+FPU by adding instructions and leveraging existing FPU instructions to speed up the execution of common trigonometric and arithmetic operations listed in [Table 2-1](#).

Table 2-1. TMU Supported Instructions

| Instructions | C Equivalent Operation | Pipeline Cycles |
|-------------------------|--|-----------------|
| MPY2PIF32 RaH,RbH | $a = b * 2\pi$ | 2/3 |
| DIV2PIF32 RaH,RbH | $a = b / 2\pi$ | 2/3 |
| DIVF32 RaH,RbH,RcH | $a = b/c$ | 5 |
| SQRTF32 RaH,RbH | $a = \sqrt{b}$ | 5 |
| SINPUF32 RaH,RbH | $a = \sin(b * 2\pi)$ | 4 |
| COSPUF32 RaH,RbH | $a = \cos(b * 2\pi)$ | 4 |
| ATANPUF32 RaH,RbH | $a = \text{atan}(b)/2\pi$ | 4 |
| QUADF32 RaH,RbH,RcH,RdH | Operation to assist in calculating ATANPU2 | 5 |

No changes have been made to existing instructions, pipeline, or memory bus architecture. All TMU instructions use the existing FPU register set (R0H to R7H) to carry out the operations.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

2.6 VCRC Unit

Cyclic redundancy check (CRC) algorithms provide a straightforward method for verifying data integrity over large data blocks, communication packets, or code sections. The C28x+VCRC can perform 8-bit, 16-bit, 24-bit, and 32-bit CRCs. A CRC result register contains the current CRC, which is updated whenever a CRC instruction is executed.

The following are the CRC polynomials used by the CRC calculation logic of VCRC:

- CRC8 polynomial = 0x07
- CRC16 polynomial1 = 0x8005
- CRC16 polynomial2 = 0x1021
- CRC24 polynomial = 0x5D 6DCB
- CRC32 polynomial1 = 0x04C1 1DB7
- CRC32 polynomial2 = 0x1EDC 6F41

This module can calculate CRCs for a byte of data in a single cycle. The CRC calculation for CRC8, CRC16, CRC24 and CRC32 is done byte-wise (instead of computing on a complete 16-bit or 32-bit data read by the C28x core) to match the byte-wise computation requirement mandated by various standards.

The VCRC Unit also allows the user to provide the size (1b-32b) and value of any polynomial to fit custom CRC requirements. The CRC execution time increases to 3 cycles when using a custom polynomial.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

Chapter 3
Lockstep Compare Module (LCM)



This chapter describes the Lockstep Compare Module (LCM).

| | |
|--|-----------|
| 3.1 Introduction..... | 69 |
| 3.2 Enabling LCM Comparators..... | 70 |
| 3.3 Disabling LCM Redundant Module..... | 70 |
| 3.4 LCM Error Handling..... | 70 |
| 3.5 LCM Error Flags..... | 71 |
| 3.6 Debug Mode with LCM..... | 71 |
| 3.7 Register Parity Error Protection..... | 71 |
| 3.8 Functional Logic..... | 72 |
| 3.9 LCM Registers..... | 76 |

3.1 Introduction

Hardware module integrity during run-time is a critical functional safety requirement. Hardware Redundancy implemented by the lockstep CPU architecture (two CPUs executing the same function and the output of the CPUs are continuously compared) is a proven method for achieving high diagnostic coverage for both permanent and transient faults. The Lockstep Comparator Module (LCM) is implemented to compare output from the CPU to detect permanent and transient faults.

3.1.1 Features

The LCM implements the following features:

- Pipelined architecture
- Redundant comparison
- Self-test capability
 - Match and mismatch test
 - Error forcing capability
- Temporal redundancy: The operation of the two modules is skewed by two cycles to address the issue of common cause failures like failure of clock, power, and so on. This makes sure of temporal redundancy.
- Spatial redundancy: In the lockstep architecture, module instances are redundantly instantiated and the outputs are compared. Redundant instantiation provides spatial redundancy.
- Non-delayed functional output path to provide non-delayed CPU execution for the system (while still having temporal redundancy).
- Register protection of critical memory mapped registers of the module, using a parity scheme.

3.1.2 Block Diagram

[Figure 3-1](#) shows the LCM block diagram.




Figure 3-1. LCM Block Diagram

Note

The *Module* described in this block diagram can be either a CPU (for example, CPU1) or a peripheral depending on availability for the device.

3.2 Enabling LCM Comparators

Note

The redundant module is automatically enabled at boot.

To enable the LCM comparators upon device startup or after reset, perform the following steps at the beginning of the user application code:

1. Lock the LSEN configuration using the following bit:
 - CPU_SYS_REGS[CPUSYSLOCK2.LSEN = 1]
2. Enable the comparator for the desired modules using the following bit:
 - LCM_REGS[LCM_CONTROL.CMPEN = 1]
 - Lockstep compare begins the immediate next cycle.

Note: The lockstep comparison is enabled by this write and cannot be disabled again without a reset.

3.3 Disabling LCM Redundant Module

In systems that do not require the redundant module for functional safety requirements, the LCM redundant module can be disabled for additional power savings. To disable the LCM comparators upon device startup or after reset, the following steps must be taken at the beginning of the user application code:

1. Disable the redundant module using the following bit:
 - CPU_SYS_REGS[LSEN.Enable = 0]
2. (Optional) Lock the LSEN configuration using the following bit:
 - CPU_SYS_REGS[CPUSYSLOCK2.LSEN = 1]

3.4 LCM Error Handling

Upon an error generated by the LCM module, a system-level NMI is triggered. The LCM error can be triggered by any of the following:

- Functional failure: LCM detecting an error (functional failure between the two modules).
- Self-test failure: LCM self-test failure detected (functional failure on one or both of the modules).
- Force Compare Error Request: Running LCM_CONTROL.CMPx_ERR_FORCE to force a compare error.
 - If the force compare error test passes, the LCM module generates an NMI. Inside the NMI routine, to differentiate between a functional failure of the device and a "force compare error test" induced failure, the LCM_STATUS.CMPx_ERR_FORCE_DONE flag can be read. This bit determines if the error-force test completed successfully (bit = 1, test complete) or never ran (bit = 0, test not completed). If the test never ran, then the NMI was triggered by an actual functional failure.

To determine the specific cause of the LCM error-induced NMI, the LCM_STATUS register bits can be read. Particularly:

- CMP_FAIL
- STPASS
- CMPx_ERR_FORCE_PASS
- CMPx_ERR_FORCE_DONE

For details on system-level NMIs vector locations and interrupt-handling, see the *System Control and Interrupts* chapter.

3.5 LCM Error Flags

SYS_STATUS_REGS[LCM_ERR_FLG] register contains individual LCM module error flags as well as global error event flag indicating lockstep compare error status.

On occurrence of a lockstep module compare error :

1. Sets the individual compare module flag in LCM_ERR_FLG register
2. Sets the Global error (GERR) event flag in LCM_ERR_FLG register
3. NMI is generated, no further NMI's are fired until GERR flag is cleared

For clearing the status flags user writes to SYS_STATUS_REGS[LCM_ERR_FLG_CLR] register. When GERR(Global Error) flag is cleared with the source flags still set, another NMI is generated, therefore user is recommended to clear the source flags before clearing GERR flag.

Optionally user can set the individual module LCM flags in SYS_STATUS_REGS[LCM_ERR_FLG] register by writing key and respective bits in SYS_STATUS_REGS[LCM_ERR_FLG_SET] register simultaneously.

Note

Only a 32-bit write to the LCM_ERR_FLG_SET register succeeds in updating the fields of this register provided the correct value is written to KEY field simultaneously.

3.6 Debug Mode with LCM

Lockstep comparison is disabled automatically during debug/emulation mode of the device. However, some items are still available when a debugger is connected:

- Code can continue to be debugged even though lockstep compare is disabled with a debugger connection.
- Self-test logic (match test and mismatch test) is still accessible with debugger connected.
- Clock and inputs to the secondary module are not impacted, and continue to get delayed clock and delayed inputs.

The status of the debugger connection is readable from the status register, specifically the LCM_REGS[LCM_STATUS.DBGCON] bit.

To re-initialize the lockstep compare module (after debugger is disconnected), a reset is required. This reset is called using a system reset requested from the debugger which in turn generates an XRSn in the device.

3.7 Register Parity Error Protection

The following critical LCM registers are protected by a parity scheme:

- LCM_CONTROL
- LCM_STATUS
- LCM_LOCK
- LCM_COMMIT

The parity scheme provides one parity bit per byte of data in the corresponding registers. Updates to any of the constantly-monitored registers causes an update to the parity bit. A single bit fault can therefore immediately flag an error. If the parity check determines a parity error has occurred, a dedicated error output line from the LCM module flags an error to the system.

All register parity errors (from the LCM) are combined into a single NMI to the NMIWD module as REGPARITYERR. The status of the register parity error specific to the LCM can also be viewed in the SYS_STATUS_REGS[REGPARITY_ERR_FLG.LCMx] bits.

Upon a parity error detection, SYSRSN must be asserted and the LCM_REGS[LCM_STATUS_CLEAR] register must then be cleared using the a write of 1 to all appropriate bits in the register.

Details on the self-test capability of the register parity error test are explained in [Section 3.8.3](#).

3.8 Functional Logic

This section describes the various logical blocks within the LCM that contribute to the goal of improved diagnostic coverage.

3.8.1 Comparator Logic

To implement lockstep scheme, a comparator block is needed. The comparator block compares the delayed version of relevant outputs of the primary module and the equivalent outputs of the secondary (redundant) module. This provides immunity towards the common cause failures like loss of power, clock failures, etc.

The LCM has two instantiations of the comparator block to provide redundancy of the comparator block. This enables availability of one comparator block during self-test of the other comparator block and also provides additional failure protection capability for the comparator logic.

Although the lockstep secondary (redundant) module is enabled upon startup, lockstep comparison must be enabled in software.

Once lockstep compare is enabled in software, the comparison is performed continuously every cycle, from the immediate next cycle. Any difference between the primary and secondary modules generates an error signal from the LCM to the SoC. The corresponding register bit is also set (LCM_STATUS.CMP_FAIL).

CPU reset (or any higher-level resets) disables the lockstep comparators, requiring re-enabling of the comparator in software.

3.8.2 Self-Test Logic

The self-test of the comparator has two different modes:

- Match Test
- Mismatch Test

These two tests are run together. Self-test is initiated by setting the appropriate register bit (LCM_CONTROL.STEN). When the self-test is initiated, the two different modes are executed on the two comparators one after the other. A self-test error triggers error aggregator logic at the SoC. A failed self-test also generates an NMI.

Redundant instantiation of the comparator block allows for one instantiation to be conducting a self-test while the other instantiation is active and performing the comparison check.

Self-test can also be performed before the comparator block is enabled in software.

Execution of the self-test is stopped immediately on failure. If either comparator fails the self-test, a status bit (LCM_STATUS.STPASS) is 0 instead of being set to 1.

During self-test, the LCM_STATUS.STACTIVE bit has a value of 1. Another self-test or compare error force must not be started until completion of the self-test, as indicated by LCM_STATUS.STDONE = 1.

The following subsections describe functionality of each of the individual test modes, Mismatch Test and Match Test.

3.8.2.1 Match Test Mode

The match test mode checks to make sure identical inputs on each comparator provide passing outputs. This makes sure that the comparator inputs and comparators themselves are working correctly and that a fault is successfully propagated to the module output.

This test is executed using two different patterns fed to the two inputs of each comparator (bit) in the comparator block: {0,0} and {1,1}. Both inputs can provide a passing output to the comparator since both patterns are providing identical inputs to both inputs of the comparator. This tests output-stuck-at-one, input-stuck-at-one, and input-stuck-at-zero issues. [Table 3-1](#) shows the test execution sequence for a single comparator in the comparator block.

Table 3-1. Match Test Simplified Example

| Clock Cycle | A Input (Primary Module) of Comparator | B Input (Secondary Module) of Comparator | Output |
|-------------|--|--|--------|
| 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 |

3.8.2.2 Mismatch Test Mode

The mismatch test mode creates an error output of 1 on each individual comparator (bit) within the comparator block, one at a time. This makes sure that all comparators in the block are working correctly and that a fault is successfully propagated to the module output.

This test is executed using a walking 1s pattern to test for output-stuck-at-zero issues. The walking 1s pattern is where all comparators in the comparator block are zero except for one of the comparators.

For example, the primary module has a 1 at the spot that the secondary module has a 0. This can force an intentional error.

This is repeated for every comparator in the block, with the 1 being set on both modules. The passing scenario for this is that all comparators see a mismatch, flagging a mismatch each iteration. See [Figure 3-2](#) for a simplified illustration of how this is implemented for a comparator block with 8 comparators (not the number used in the actual design).

| Cycle # | Secondary Module Signal | | | | | | | | Primary Module Signal | | | | | | | | Output |
|---------|-------------------------|---|---|---|---|---|---|---|-----------------------|---|---|---|---|---|---|---|--------|
| | 7 (n) | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 (n) | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 10 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 11 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 12 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 13 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 14 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 15 (2n) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Figure 3-2. Mismatch Test Simplified Example

3.8.3 Error Injection Tests

There are two error injection tests available for the LCM:

- Comparator Error Force Test
- Register Parity Error Injection Test

Each error injection test is run individually, as described in the following subsections.

3.8.3.1 Comparator Error Force Test

The LCM has the capability to force a fault to check the error signaling path between the LCM and error aggregation logic at the device level (for example, NMIWD). This test is executed separately from the self-test, and is executed on the primary and redundant comparators individually through separate calls.

Note

- The lockstep comparator must be enabled to execute this test.
 - Once this self-test is triggered, another self-test or compare error force request must not be triggered again until the current test is completed, as indicated by LCM_STATUS.STDONE==1.
-

Execution of this self-test is started by setting the appropriate bit: LCM_CONTROL.CMPx_ERR_FORCE, where x is the number designator of the redundant comparator to be tested.

Upon execution of this one-cycle-long test, the LCM asserts a lockstep comparison error signal to the device. The normal functional compare fail flag (LCM_STATUS.CMP_FAIL) is not set by this test mode.

The following bits are set by the test:

- LCM_STATUS register:
 - CMPx_ERR_FORCE_DONE bit - 1 when the test is completed.
 - This bit must be cleared before running the test again for comparator "x".
 - CMPx_ERR_FORCE_PASS bit - 1 when the test passes.
 - This bit must be cleared before running the test again for comparator "x".

Because the test triggers an NMI on a test pass, the "DONE" flag allows the cause to be determined by either a functional fail or an error forcing test fail.

3.8.3.2 Register Parity Error Test

An error can be injected into the register parity error protection that exists for critical LCM registers, to test for latent faults. This error is inserted by forcing a particular byte to output a failing parity state to the system. This then triggers an NMI to the NMIWD, and also set the SYS_STATUS_REGS[REGPARITY_ERR_FLG] bits.

The test can be executed by running setting the LCM_REGS[PARITY_TEST.TESTEN] bits to the appropriate value.

Once the TESTEN register bits are set, the actual registers are no longer accessible in the memory map. Instead, the one bit parity error status values are accessible for every byte in the registers. Parity is computed for every byte, and the corresponding parity pass/fail value is available at the bit 0 location of every byte, in-place. A 0 in the bit 0 location corresponds to a pass; a 1 in the bit 0 location corresponds to a fail.

To actually inject an error, the value 1 can then be written to the bit 0 location of any byte. This inverts the stored parity value, and therefore inject an error into the parity test mechanism. Note that this propagates as an NMI like an actual parity error, and must therefore be handled within the parity error NMI.

3.9 LCM Registers

The following sections are register descriptions for the LCM.

3.9.1 LCM Base Address Table

Table 3-2. LCM Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| LCMCPU1Regs | LCM_REGS | LCM_CPU1_BASE | 0x0004_C000 | YES |

3.9.2 LCM_REGS Registers

Table 3-3 lists the memory-mapped registers for the LCM_REGS registers. All register offset addresses not listed in **Table 3-3** should be considered as reserved locations and the register contents should not be modified.

Table 3-3. LCM_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|----------------------------------|------------------|---------|
| 0h | REVISION | IP Revision tie-off value | Go | |
| 8h | LCM_CONTROL | LCM Control configuration | PARITY | Go |
| 20h | LCM_STATUS | LCM status register | PARITY | Go |
| 28h | LCM_STATUS_CLEAR | LCM Status clear register | Go | |
| 68h | PARITY_TEST | Enabling the parity test feature | Go | |
| 70h | LCM_LOCK | LCM lock configuration | PARITY | Go |
| 78h | LCM_COMMIT | LCM commit configuration | PARITY | Go |

Complex bit access types are encoded to fit into small table cells. **Table 3-4** shows the codes that are used for access types in this section.

Table 3-4. LCM_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

3.9.2.1 REVISION Register (Offset = 0h) [Reset = 40000000h]

REVISION is shown in [Figure 3-3](#) and described in [Table 3-5](#).

Return to the [Summary Table](#).

IP Revision tie-off value

Figure 3-3. REVISION Register

| | | | | | | | |
|----------|----|----------|--------|----|-------|------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| SCHEME | | RESERVED | | | FUNC | | |
| R-1h | | | R-0-0h | | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| FUNC | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | MAJOR | | |
| R-0h | | | | | | | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CUSTOM | | MINOR | | | | | |
| R-0h | | | | | | | |

Table 3-5. REVISION Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-30 | SCHEME | R | 1h | This identifies the scheme revision ID register type implemented for this module Reset type: SYSRSn |
| 29-28 | RESERVED | R-0 | 0h | Reserved |
| 27-16 | FUNC | R | 0h | Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned for compatible modules, the same number is maintained. Reset type: SYSRSn |
| 15-11 | RESERVED | R | 0h | Reserved |
| 10-8 | MAJOR | R | 0h | Major Revision Number Represents major changes to the module (e.g. entirely new features are added/changed). The major revision number for this module. Reset type: SYSRSn |
| 7-6 | CUSTOM | R | 0h | Custom Module Number Indicates a special version of the module. May not be supported by standard software. Reset type: SYSRSn |
| 5-0 | MINOR | R | 0h | Minor Revision Number Represents minor changes to the module (e.g. enhancements to existing features). The minor revision number for this module. Reset type: SYSRSn |

3.9.2.2 LCM_CONTROL Register (Offset = 8h) [Reset = 00000000h]

LCM_CONTROL is shown in [Figure 3-4](#) and described in [Table 3-6](#).

Return to the [Summary Table](#).

LCM Control configuration

Figure 3-4. LCM_CONTROL Register

| | | | | | | | |
|----------|--------------------|----------|--------------------|----------|----------|----------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | CMP2_ERR_F ORCE | RESERVED | CMP1_ERR_F ORCE | RESERVED | RESERVED | STEN | |
| R-0h | R-0/W-0h | R-0h | R-0/W-0h | R-0h | R-0h | R-0/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | CMPEN |
| R-0/W-0h | | | | | | | |

Table 3-6. LCM_CONTROL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|-------|-------|--|
| 31-22 | RESERVED | R | 0h | Reserved |
| 21 | CMP2_ERR_FORCE | R-0/W | 0h | 0: configuration is ignored 1: comparator-2 lockstep compare error is forced (i) Once the bit is configured, comparator-2 compare error output will be asserted for one cycle. This feature is used to check the error propagation path from comparator2 compare error output to the observation point defined in system control (ii) The test shall be triggered only after enabling the lockstep feature. (iii) It is not possible to execute this test with debugger connected. (iv) The test cannot be executed if there is pending functional failure or test failure (i.e. test cannot be executed when LCM_STATUS.cmp_fail = 1 or (LCM_STATUS.stpass = 0 and LCM_STATUS.stdone = 1) or (LCM_STATUS.cmp1_err_force_pass = 0 and LCM_STATUS.cmp1_err_force_done = 1) or (LCM_STATUS.cmp2_err_force_pass = 0 and LCM_STATUS.cmp2_err_force_done = 1) (v) LCM_STATUS.cmp2_err_force_done and LCM_STATUS.cmp2_err_force_pass flags need to be cleared before initiating the test a 2nd time. Reset type: SYSRSn |
| 20 | RESERVED | R | 0h | Reserved |

Table 3-6. LCM_CONTROL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|----------------|-------|-------|--|
| 19 | CMP1_ERR_FORCE | R-0/W | 0h | <p>0: configuration is ignored 1: comparator-1 lockstep compare error is forced</p> <p>(i) Once the bit is configured, comparator-1 compare error output will be asserted for one cycle. This feature is used to check the error propagation path from comparator1 compare error output to the observation point defined in system control.</p> <p>(ii) The test shall be triggered only after enabling the lockstep feature.</p> <p>(iii) It is not possible to execute this test with debugger connected.</p> <p>(iv) The test cannot be executed if there is pending functional failure or test failure (i.e. test cannot be executed when LCM_STATUS.cmp_fail = 1 or (LCM_STATUS.stpass = 0 and LCM_STATUS.stdone = 1) or (LCM_STATUS.cmp1_err_force_pass = 0 and LCM_STATUS.cmp1_err_force_done = 1) or (LCM_STATUS.cmp2_err_force_pass = 0 and LCM_STATUS.cmp2_err_force_done = 1))</p> <p>(v) LCM_STATUS.cmp1_err_force_done and LCM_STATUS.cmp1_err_force_pass flags need to be cleared before initiating the test a 2nd time.</p> <p>Reset type: SYSRSn</p> |
| 18-17 | RESERVED | R | 0h | Reserved |
| 16 | STEN | R-0/W | 0h | <p>0: configuration is ignored 1: self-test enabled</p> <p>(i) Self-test sequence will start when the bit is configured to a value of 1. The test shall be triggered only after enabling the lockstep feature. Lockstep feature shall not be disabled when the test is in progress.</p> <p>(ii) Once the test is initiated, both the comparators will be tested one after the other. It should be possible to execute this test with debugger connected</p> <p>(iii) The test can be triggered only after the previous execution of self-test is complete (i.e. ensuring by checking LCM_STATUS.stdone = 1)</p> <p>(iv) The test cannot be executed if there is pending functional failure or test failure (i.e. test cannot be executed when LCM_STATUS.cmp_fail = 1 or (LCM_STATUS.stpass = 0 and LCM_STATUS.stdone = 1) or (LCM_STATUS.cmp1_err_force_pass = 0 and LCM_STATUS.cmp1_err_force_done = 1) or (LCM_STATUS.cmp2_err_force_pass = 0 and LCM_STATUS.cmp2_err_force_done = 1))</p> <p>(v) LCM_STATUS.stdone and LCM_STATUS.stpass flags need to be cleared before initiating the test a 2nd time.</p> <p>(vi) Device shouldn't enter any low power modes when self-test is in progress</p> <p>Reset type: SYSRSn</p> |
| 15-1 | RESERVED | R-0/W | 0h | Reserved |

Table 3-6. LCM_CONTROL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 0 | CMPEN | R/W | 0h | <p>0: Lockstep compare disabled 1: Lockstep compare enabled</p> <p>Note:</p> <ul style="list-style-type: none"> (1) Mentions of 'dual module' below are only applicable to systems that support dual modules. Datasheet will explicitly state this functionality if it exists. (2) The configuration to decide whether IP is in lockstep configuration, dual module configuration or single module configuration comes from system control. (3) This bit will have impact only when the IP is configured in lockstep mode (i.e. not in single module or dual module mode) (4) Device is expected to work in either lockstep mode or dual module mode. Switching between modes is not supported except the one time switching from lockstep mode to dual-core mode. (5) User must ensure that LCM_STATUS register should not indicate a failure (i.e. cmp_fail = 1, stpass = 0, cmp1_err_force_pass = 0, cmp2_err_force_pass = 0) at the time of enabling the lockstep compare. <p>Reset type: SYSRSn</p> |

3.9.2.3 LCM_STATUS Register (Offset = 20h) [Reset = 00000001h]

LCM_STATUS is shown in [Figure 3-5](#) and described in [Table 3-7](#).

Return to the [Summary Table](#).

LCM status register

Figure 3-5. LCM_STATUS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|-------------------------|-------------------------|-------------------------|-------------------------|----------|----------|--------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | CMP2_ERR_F ORCE_DONE | CMP2_ERR_F ORCE_PASS | CMP1_ERR_F ORCE_DONE | CMP1_ERR_F ORCE_PASS | STACTIVE | STDONE | STPASS |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CMP_FAIL | LSEN |
| R-0h | | | | | | R-0h | R-1h |

Table 3-7. LCM_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------------|------|-------|---|
| 31-23 | RESERVED | R | 0h | Reserved |
| 22 | CMP2_ERR_FORCE_DO NE | R | 0h | 0: 'comparator2 compare error forcing test' in progress or not completed 1: 'comparator2 compare error forcing test' complete Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn |
| 21 | CMP2_ERR_FORCE_PA SS | R | 0h | 0: 'comparator2 compare error forcing test' fail 1: 'comparator2 compare error forcing test' pass (comparator2 compare error output getting asserted during test is deemed as pass) Invoking this test will trigger an NMI on a test pass. Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn |
| 20 | CMP1_ERR_FORCE_DO NE | R | 0h | 0: 'comparator1 compare error forcing test' in progress or not completed 1: 'comparator1 compare error forcing test' complete Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn |
| 19 | CMP1_ERR_FORCE_PA SS | R | 0h | 0: 'comparator1 compare error forcing test' fail 1: 'comparator1 compare error forcing test' pass (comparator1 compare error output getting asserted during test is deemed as pass) Invoking this test will trigger an NMI on a test pass. Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn |

Table 3-7. LCM_STATUS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 18 | SACTIVE | R | 0h | 0: Self-test is not active 1: Self-test is active (in progress) The bit will be set in the next cycle of LCM_CONTROL.sten = 1 configuration and reset along with LCM_STATUS.stdone becoming '1'. Reset type: PORESETn |
| 17 | STDONE | R | 0h | 0: self-test in progress or not completed 1: self-test complete The bit will be zero by default and will become one once the self-test is completed. The test is deemed complete when the test sequence is complete or the test exits due to a failure. Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn |
| 16 | STPASS | R | 0h | 0: self-test fail 1: self-test pass The bit will be zero by default and will become one once the self-test is complete and status is pass Note: If the bit is set, it need to be cleared before invoking the self-test 2nd time. Reset type: PORESETn |
| 15-9 | RESERVED | R | 0h | Reserved |
| 8 | DBGCON | R | 0h | 0: debugger is not connected 1: debugger is connected Note: The status is latched when debugger is connected. This can be cleared only by XRSn (a) When debugger is connected, lockstep comparison of the CPU is disabled. (b) Self-test can still be performed with debugger connected. (c) Error forcing mode cannot be checked with debugger connected Reset type: XRSn |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1 | CMP_FAIL | R | 0h | 0: Lockstep compare pass 1: Lockstep compare failed Note: (i) When the peripheral is configured to be in lockstep mode, the bit indicates whether lockstep comparison has failed. (ii) Once the comparison is failed, Lockstep_compare_fail_status gets latched. It can be cleared only by a PORESETn or by writing to the status clear configuration. (iii) The bit will not get set during self-test mode or error forcing mode (iv) Self-test and compare error forcing check cannot be initiated when the cmp_fail flag value is 1'b1 Reset type: PORESETn |
| 0 | LSEN | R | 1h | 1: Peripheral is in lockstep configuration 0: peripheral is not in lockstep configuration. This configuration comes from system control. Note: lockstep_status is independent of the debugger connection. In order to check whether lockstep compare is disabled due to debugger connection, check LCM_STATUS.dbgcon Reset type: PORESETn |

3.9.2.4 LCM_STATUS_CLEAR Register (Offset = 28h) [Reset = 00000000h]

LCM_STATUS_CLEAR is shown in [Figure 3-6](#) and described in [Table 3-8](#).

Return to the [Summary Table](#).

LCM Status clear register

Figure 3-6. LCM_STATUS_CLEAR Register

| | | | | | | | |
|----------|-------------------------|-------------------------|-------------------------|-------------------------|----------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | CMP2_ERR_F ORCE_DONE | CMP2_ERR_F ORCE_PASS | CMP1_ERR_F ORCE_DONE | CMP1_ERR_F ORCE_PASS | RESERVED | STDONE | STPASS |
| R-0h | R-0/W1C-0h | R-0/W1C-0h | R-0/W1C-0h | R-0/W1C-0h | R-0h | R-0/W1C-0h | R-0/W1C-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CMP_FAIL | RESERVED |
| R-0h | | | | | | R-0/W1C-0h | R-0h |

Table 3-8. LCM_STATUS_CLEAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------------|---------|-------|--|
| 31-23 | RESERVED | R | 0h | Reserved |
| 22 | CMP2_ERR_FORCE_DO NE | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.cmp2_err_force_done is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |
| 21 | CMP2_ERR_FORCE_PA SS | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.cmp2_err_force_pass is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |
| 20 | CMP1_ERR_FORCE_DO NE | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.cmp1_err_force_done is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |
| 19 | CMP1_ERR_FORCE_PA SS | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.cmp1_err_force_pass is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |
| 18 | RESERVED | R | 0h | Reset type: N/A |
| 17 | STDONE | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.stdone is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |

Table 3-8. LCM_STATUS_CLEAR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 16 | STPASS | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.stfail is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |
| 15-2 | RESERVED | R | 0h | Reserved |
| 1 | CMP_FAIL | R-0/W1C | 0h | 0: No impact 1: LCM_STATUS.cmp_fail is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn |
| 0 | RESERVED | R | 0h | Reserved |

3.9.2.5 PARITY_TEST Register (Offset = 68h) [Reset = 00000000h]

PARITY_TEST is shown in [Figure 3-7](#) and described in [Table 3-9](#).

Return to the [Summary Table](#).

Enabling the parity test feature

Figure 3-7. PARITY_TEST Register

| | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | | | | | | | | | TESTEN | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | |

Table 3-9. PARITY_TEST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3-0 | TESTEN | R/W | 0h | <p>1010: Parity test feature is enabled All other values: Parity test feature is disabled Note:</p> <p>(1) When the parity test feature is enabled, acutal registers are not accessible in the memory map. Instead, the parity values (final XOR output indicating the parity error) are accessible. Parity is computed for every byte and the correponding parity error value is available at the bit-0 of every byte. Value of '1' written to the parity bit after enabling the parity test feature can be used to inject the error by inverting the stored parity value.</p> <p>(2) It is recommended to leave the field as 0101 or 0000 after completing the parity test. Reset type: SYSRSn</p> |

3.9.2.6 LCM_LOCK Register (Offset = 70h) [Reset = 00000000h]

LCM_LOCK is shown in [Figure 3-8](#) and described in [Table 3-10](#).

Return to the [Summary Table](#).

LCM lock configuration

Figure 3-8. LCM_LOCK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|------------------|----------|----------|
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | PARITY_TEST | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R/W-0h | R-0-0h | R-0-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | LCM_STATUS_CLEAR | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R/W-0h | R-0-0h | R-0-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | LCM_CONTROL | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R/W-0h | R-0-0h | R-0-0h |

Table 3-10. LCM_LOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|--|
| 31 | RESERVED | R-0 | 0h | Reserved |
| 30 | RESERVED | R-0 | 0h | Reserved |
| 29 | RESERVED | R-0 | 0h | Reserved |
| 28 | RESERVED | R-0 | 0h | Reserved |
| 27 | RESERVED | R-0 | 0h | Reserved |
| 26 | PARITY_TEST | R/W | 0h | 0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn |
| 25 | RESERVED | R-0 | 0h | Reserved |
| 24 | RESERVED | R-0 | 0h | Reserved |
| 23 | RESERVED | R-0 | 0h | Reserved |
| 22 | RESERVED | R-0 | 0h | Reserved |
| 21 | RESERVED | R-0 | 0h | Reserved |
| 20 | RESERVED | R-0 | 0h | Reserved |
| 19 | RESERVED | R-0 | 0h | Reserved |
| 18 | RESERVED | R-0 | 0h | Reserved |
| 17 | RESERVED | R-0 | 0h | Reserved |
| 16 | RESERVED | R-0 | 0h | Reserved |
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R-0 | 0h | Reserved |
| 13 | RESERVED | R-0 | 0h | Reserved |
| 12 | RESERVED | R-0 | 0h | Reserved |
| 11 | RESERVED | R-0 | 0h | Reserved |

Table 3-10. LCM_LOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|------------------|-------------|--------------|--|
| 10 | LCM_STATUS_CLEAR | R/W | 0h | 0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn |
| 9 | RESERVED | R-0 | 0h | Reserved |
| 8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | RESERVED | R-0 | 0h | Reserved |
| 5 | RESERVED | R-0 | 0h | Reserved |
| 4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R-0 | 0h | Reserved |
| 2 | LCM_CONTROL | R/W | 0h | 0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | RESERVED | R-0 | 0h | Reserved |

3.9.2.7 LCM_COMMIT Register (Offset = 78h) [Reset = 00000000h]

LCM_COMMIT is shown in [Figure 3-9](#) and described in [Table 3-11](#).

Return to the [Summary Table](#).

LCM commit configuration

Figure 3-9. LCM_COMMIT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|------------------|----------|----------|
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | PARITY_TEST | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R/WOnce-0h | R-0-0h | R-0-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | LCM_STATUS_CLEAR | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R/WOnce-0h | R-0-0h | R-0-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | LCM_CONTROL | RESERVED | RESERVED |
| R-0-0h | R-0-0h | R-0-0h | R-0-0h | R-0-0h | R/WOnce-0h | R-0-0h | R-0-0h |

Table 3-11. LCM_COMMIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|---------|-------|---|
| 31 | RESERVED | R-0 | 0h | Reserved |
| 30 | RESERVED | R-0 | 0h | Reserved |
| 29 | RESERVED | R-0 | 0h | Reserved |
| 28 | RESERVED | R-0 | 0h | Reserved |
| 27 | RESERVED | R-0 | 0h | Reserved |
| 26 | PARITY_TEST | R/WOnce | 0h | 0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn |
| 25 | RESERVED | R-0 | 0h | Reserved |
| 24 | RESERVED | R-0 | 0h | Reserved |
| 23 | RESERVED | R-0 | 0h | Reserved |
| 22 | RESERVED | R-0 | 0h | Reserved |
| 21 | RESERVED | R-0 | 0h | Reserved |
| 20 | RESERVED | R-0 | 0h | Reserved |
| 19 | RESERVED | R-0 | 0h | Reserved |
| 18 | RESERVED | R-0 | 0h | Reserved |
| 17 | RESERVED | R-0 | 0h | Reserved |
| 16 | RESERVED | R-0 | 0h | Reserved |
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R-0 | 0h | Reserved |
| 13 | RESERVED | R-0 | 0h | Reserved |
| 12 | RESERVED | R-0 | 0h | Reserved |
| 11 | RESERVED | R-0 | 0h | Reserved |

Table 3-11. LCM_COMMIT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------------|---------|-------|---|
| 10 | LCM_STATUS_CLEAR | R/WOnce | 0h | 0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn |
| 9 | RESERVED | R-0 | 0h | Reserved |
| 8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | RESERVED | R-0 | 0h | Reserved |
| 5 | RESERVED | R-0 | 0h | Reserved |
| 4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R-0 | 0h | Reserved |
| 2 | LCM_CONTROL | R/WOnce | 0h | 0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | RESERVED | R-0 | 0h | Reserved |

3.9.3 LCM Registers to Driverlib Functions

Table 3-12. LCM Registers to Driverlib Functions

| File | Driverlib Function |
|---------------------|--------------------------------|
| REVISION | |
| - | |
| CONTROL | |
| lcm.c | LCM_runSelfTest |
| lcm.c | LCM_runComp1ErrorForceTest |
| lcm.c | LCM_runComp2ErrorForceTest |
| lcm.h | LCM_enableLockstepCompare |
| lcm.h | LCM_disableLockstepCompare |
| STATUS | |
| lcm.c | LCM_runSelfTest |
| lcm.c | LCM_runComp1ErrorForceTest |
| lcm.c | LCM_runComp2ErrorForceTest |
| lcm.h | LCM_isLockStepEnabled |
| lcm.h | LCM_isDebuggerConnected |
| lcm.h | LCM_getLockStepCompareStatus |
| lcm.h | LCM_getSelfTestStatus |
| lcm.h | LCM_getComp1ErrForceTestStatus |
| lcm.h | LCM_getComp2ErrForceTestStatus |
| lcm.h | LCM_clearFlags |
| STATUS_CLEAR | |
| lcm.c | LCM_runSelfTest |
| lcm.c | LCM_runComp1ErrorForceTest |
| lcm.c | LCM_runComp2ErrorForceTest |
| lcm.h | LCM_clearFlags |

Table 3-12. LCM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------|-----------------------|
| PARITY_TEST | |
| lcm.h | LCM_enableParityTest |
| lcm.h | LCM_disableParityTest |
| LOCK | |
| lcm.h | LCM_lockRegister |
| lcm.h | LCM_unlockRegister |
| COMMIT | |
| lcm.h | LCM_commitRegister |

Chapter 4

System Control and Interrupts



The system-level functionality of this microcontroller configures the clocking, resets, and interrupts of the CPU and peripherals, as well as the operation of the on-chip memories, timers, and security features.

| | |
|--|-----|
| 4.1 Introduction | 93 |
| 4.2 Power Management | 94 |
| 4.3 Device Identification and Configuration Registers | 94 |
| 4.4 Resets | 94 |
| 4.5 Peripheral Interrupts | 97 |
| 4.6 Exceptions and Non-Maskable Interrupts | 108 |
| 4.7 Clocking | 109 |
| 4.8 32-Bit CPU Timers 0/1/2 | 125 |
| 4.9 Watchdog Timer | 126 |
| 4.10 Low-Power Modes | 129 |
| 4.11 Memory Controller Module | 132 |
| 4.12 JTAG | 136 |
| 4.13 System Control Register Configuration Restrictions | 137 |
| 4.14 Software | 138 |
| 4.15 System Control Registers | 145 |

4.1 Introduction

System-level configuration is controlled by a group of submodules that are collectively referred to as the system control module. The system control module provides the following capabilities:

- System-level resets, including power-on and brownout resets
- Clock source selection and PLL configuration
- Missing clock detection
- Clock-gating low-power modes
- Peripheral interrupt handling
- Non-maskable interrupts for certain fault conditions
- Three 32-bit timers
- Windowed watchdog timer, which can generate an interrupt or a reset
- RAM initialization, write protection, and mastership control
- Flash memory ECC, wait state, and cache configuration
- Dual-zone code security module (DCSM)

4.1.1 SYSCTL Related Collateral

Foundational Materials

- [C2000 MCU JTAG Connectivity Debug Application Report](#)

Getting Started Materials

- [C28x Interrupt Nesting](#)
- [Debugging JTAG](#)
- [Enhancing Device Security by Using JTAGLOCK Feature Application Report](#)
- [Interrupt FAQ for C2000](#)
- [XDS Target Connection Guide](#)

Expert Materials

- [C2000 CPU Memory Built-In Self-Test Application Report](#)
- [C2000 Memory Power-On Self-Test \(M-POST\) Application Report](#)
- [Programming of External Nonvolatile Memory Using SDFlash for TMS320C28x Devices Application Report](#)
- [Software Phased-Locked Loop \(PLL\) Design Using C2000 Microcontrollers Application Report](#)

4.1.2 LOCK Protection on System Configuration Registers

Several system configuration registers are protected from spurious CPU writes by “LOCK” registers. Once these associated LOCK register bits are set, the respective locked registers can no longer be modified by software. See the register descriptions for details.

4.1.3 EALLOW Protection

Some registers in the system are protected from spurious CPU writes by the EALLOW protection mechanism. This uses the special CPU instructions EALLOW and EDIS to enable and disable access to protected registers. The current protection state is given by the EALLOW bit in the CPU ST1 register, as shown in [Table 4-1](#).

Register protection is enabled by default at startup. While protected, all writes to protected registers by the CPU are ignored. Only CPU reads, JTAG reads, and JTAG writes are allowed. If protection is disabled by executing the EALLOW instruction, the CPU is allowed to write freely to protected registers. After modifying registers, the registers can once again be protected by executing the EDIS instruction to clear the EALLOW bit.

Writes to the clock configuration and peripheral clock enable registers can be disabled until the next reset by writing to special lock registers.

Table 4-1. Access to EALLOW-Protected Registers

| EALLOW Bit | CPU Writes | CPU Reads | JTAG Writes | JTAG Reads |
|------------|------------|------------------------|-------------|------------|
| 0 | Ignored | Allowed ⁽¹⁾ | Allowed | Allowed |
| 1 | Allowed | Allowed | Allowed | Allowed |

(1) The EALLOW bit is overridden by way of the JTAG port, allowing full access of protected registers during debug from the Code Composer Studio™ interface.

4.2 Power Management

The TMS320F280013x MCU 1.2V core is powered up internally with the LDO (VREG). VREG power is derived from the 3.3V rail so this device can support a single 3.3V rail operation.

4.3 Device Identification and Configuration Registers

The device identification registers and configuration registers provide information on the part number, product family, revision, pin count, qualification status, and feature availability of the device.

All of the device information is part of the DEV_CFG_REGS space. The identification registers are PARTIDL, PARTIDH, and REVID.

A 256-bit Unique ID (UID) is available in UID_REGS. The 256 bits are separated into these registers:

- UID_PSRAND0-4: 160 bits of pseudo-random data
- UID_UNIQUE: 64-bit unique data; the value in this register is unique across all devices in the same PARTIDH
- UID_CHECKSUM: 32-bit Fletcher checksum of UID_PSRAND0-4 and UID_UNIQUE and calculated as either little- or big-endian during factory testing

4.4 Resets

This section explains the types and effects of the different resets on this device.

4.4.1 Reset Sources

Table 4-2 summarizes the various reset signals and the effect on the device.

Table 4-2. Reset Signals

| Reset Source | CPU Core Reset (C28x, FPU, VCU) | Peripherals Reset | JTAG / Debug Logic Reset | IOs | XRS Output |
|------------------------|------------------------------------|----------------------|-----------------------------|------|------------|
| POR | Yes | Yes | Yes | Hi-Z | Yes |
| BOR | Yes | Yes | Yes | Hi-Z | Yes |
| XRS Pin | Yes | Yes | No | Hi-Z | - |
| WDRS | Yes | Yes | No | Hi-Z | Yes |
| NMIWDRS | Yes | Yes | No | Hi-Z | Yes |
| SYSRS (Debugger Reset) | Yes | Yes | No | Hi-Z | No |
| SCCRESET | Yes | Yes | No | Hi-Z | No |
| SIMRESET.XRS | Yes | Yes | No | Hi-Z | Yes |
| SIMRESET.CPU1RS | Yes | Yes | No | Hi-Z | No |

The resets can be divided into two groups:

- Chip-level resets (XRS, POR, BOR, WDRS, SIMRESET.XRS and NMIWDRS), which reset all or almost all of the device.
- System resets (SYSRS, SIMRESET.CPU1RS and SCCRESET), which reset a large subset of the device but maintain some system-level configuration.

After a reset, the reset cause register (RESC) is updated with the reset cause. The bits in this register maintain the state across multiple resets. The bits can only be cleared by a power-on reset (POR) or by writing ones to the RESCCLR register. Some are cleared by the boot ROM as part of the start-up routines.

Many peripheral modules have individual resets accessible through the SOFTPRES_x registers. For information about a module's reset state, refer to the chapter for that module.

After any reset, the CPU begins execution from address 0x3FFFC0 (the reset vector), which is in the boot ROM. After running the boot ROM code, the CPU typically branches to the start of the Flash memory at address 0x80000. For more information on controlling the boot process, see *ROM Code and Peripheral Booting* chapter.

Note

After a POR, the boot ROMs clear the M0/M1 and LSx RAMs to make sure that the RAMs contain valid ECC or parity.

4.4.2 External Reset (\overline{XRS})

The external reset (\overline{XRS}) is the main chip-level reset for the device. The \overline{XRS} resets the CPU, all peripherals and I/O pin configurations, and most of the system control registers. There is a dedicated open-drain pin for \overline{XRS} . This pin can be used to drive reset pins for other ICs in the application, and can itself be driven by an external source. The \overline{XRS} is driven internally during watchdog, NMI, and power-on resets.

The XRSn bit in the RESC register is set whenever \overline{XRS} is driven low for any reason. This bit is then cleared by the boot ROM.

4.4.3 Simulate External Reset (SIMRESET.XRS)

The user can simulate an external reset (\overline{XRS}) in software. This can be done by setting the XRSn bit to 1 in the SIMRESET register by software. This toggles the \overline{XRS} pin; hence, resetting the full device (just like external reset).

After this reset, the SIMRESET_XRSn and XRSn bits in the RESC register are set. Software can read these bits to know the cause of the reset and clear the status by writing a 1 into the corresponding bits in the RESCCLR register.

4.4.4 Power-On Reset (POR)

The power-on reset (POR) circuit creates a clean reset throughout the device during power-up, suppressing glitches on the GPIOs. The \overline{XRS} pin is held low for the duration of the POR. In most applications, \overline{XRS} is held low long enough to reset other system ICs, but some applications can require a longer pulse. In these cases, the \overline{XRS} pin can be driven low externally to provide the correct reset duration. A POR resets everything that XRS does, along with a few other registers – the reset cause register (RESC), the NMI shadow flag register (NMISHDFLG), and the X1 clock counter register (X1CNT). A POR also resets the debug logic used by the JTAG port.

After a POR, the POR and XRSn bits in RESC are set. These bits are then cleared by the boot ROM.

4.4.5 Brown-Out-Reset (BOR)

The brown-out-reset (BOR) is an internal supply voltage supervisor (SVS) circuit which monitors the VDDIO supply for glitches or supply interruptions. If the VDDIO supply voltage drops below operational voltage range, this circuit forces the XRSn pin low until the fault is removed and the supply voltage returns to the minimum operational voltage. A BOR resets everything in the same manner as a POR reset.

The BOR circuit is enabled by default and therefore is always active during power up or after any type of reset. To disable the BOR circuit, set the BORLVMONDIS bit in the VMONCTL register.

4.4.6 Debugger Reset (SYSRS)

During development, resetting the CPU and the peripherals without disconnecting the debugger or disrupting the system-level configuration is sometimes necessary. To facilitate this, the CPU has a subsystem reset, which can be triggered by a debugger using the Code Composer Studio™ IDE. This reset (SYSRS) resets the CPU, the peripherals, many system control registers (including the clock gating and LPM configuration), and all I/O pin configurations.

The SYSRS does not reset the ICEPick debug module, the device capability registers, the clock source and PLL configurations, the missing clock detection state, the PIE vector fetch error handler address, the NMI flags, the analog trims, or anything reset only by a POR (see [Section 4.4.4](#)).

4.4.7 Simulate CPU Reset

The user can simulate a CPU reset (SYSRS) in software. This can be done by setting CPU1RSn bit to 1 in the SIMRESET register by CPU1 software. This toggles the CPU1.SYSRS signals; hence, resetting the CPU (just like the debugger reset).

After this reset, the SIMRESET_CPU1RSn bit in the RESC register is set. Software can read this bit to know the cause of the reset and clear the status by writing a 1 into the corresponding bit in the RESCCLR register.

4.4.8 Watchdog Reset (WDRS)

The device has a watchdog timer that can optionally trigger a reset, if the watchdog timer is not serviced by the CPU within a user-specified amount of time. This watchdog reset (WDRS) produces an XRS that lasts for 512 INTOSC1 cycles.

After a watchdog reset, the WDRSn and XRSn bits in RESC are set.

4.4.9 NMI Watchdog Reset (NMIWDRS)

The device has a non-maskable interrupt (NMI) module that detects hardware errors in the system. The NMI module has a watchdog timer that triggers a reset if the CPU does not respond to an error within a user-specified amount of time. This NMI watchdog reset (NMIWDRS) produces an XRS that lasts for 512 INTOSC1 cycles.

After an NMI watchdog reset, the NMIWDRSn and XRSn bits in RESC are set.

4.4.10 DCSM Safe Code Copy Reset (SCCRESET)

The device has a dual-zone code security module (DCSM) that blocks read access to certain areas of the Flash memory. To facilitate CRC checks, TI provides ROM functions to securely access those memory areas. To prevent security breaches, interrupts must be disabled before calling these functions. If a vector fetch occurs in a safe copy or CRC function, the DCSM triggers a reset. This security reset (SCCRESET) is similar to a SYSRS. However, the security reset also resets the debug logic to deny access to a potential attacker.

After a security reset, the SCCRESETn bit in RESC is set.

4.5 Peripheral Interrupts

This section explains the peripheral interrupt handling on the device. Non-maskable interrupts are covered in [Section 4.6](#). Software interrupts and emulation interrupts are not covered in this document. For information on those, see the [TMS320C28x CPU and Instruction Set Reference Guide](#).

4.5.1 Interrupt Concepts

An interrupt is a signal that causes the CPU to pause the current execution and branch to a different piece of code known as an interrupt service routine (ISR). This is a useful mechanism for handling peripheral events, and involves less CPU overhead or program complexity than register polling. However, because interrupts are asynchronous to the program flow, care must be taken to avoid conflicts over resources that are accessed both in interrupts and in the main program code.

Interrupts propagate to the CPU through a series of flag and enable registers. The flag registers store the interrupt until the interrupt is processed. The enable registers block the propagation of the interrupt. When an interrupt signal reaches the CPU, the CPU fetches the appropriate ISR address from a list called the vector table.

4.5.2 Interrupt Architecture

The C28x CPU has 14 peripheral interrupt lines. Two of them (INT13 and INT14) are connected directly to CPU timers 1 and 2, respectively. The remaining 12 interrupt lines are connected to peripheral interrupt signals through the enhanced Peripheral Interrupt Expansion module (ePIE, or PIE as a shortened version). The PIE multiplexes up to eight peripheral interrupts into each CPU interrupt line. The PIE also expands the vector table to allow each interrupt to have an ISR. This allows the CPU to support a large number of peripherals.

An interrupt path is divided into three stages – the peripheral, the PIE, and the CPU. Each stage has enable and flag registers. This system allows the CPU to handle one interrupt while others are pending, implement and prioritize nested interrupts in software, and disable interrupts during certain critical tasks.

[Figure 4-1](#) shows the interrupt architecture for this device.




Figure 4-1. Device Interrupt Architecture

4.5.2.1 Peripheral Stage

Each peripheral has a unique interrupt configuration, which is described in that peripheral's chapter. Some peripherals allow multiple events to trigger the same interrupt signal. For example, a communications peripheral can use the same interrupt to indicate that data has been received or that there has been a transmission error. The cause of the interrupt can be determined by reading the peripheral's status register. Often, the bits in the status register must be cleared manually before another interrupt is generated.

4.5.2.2 PIE Stage

The PIE provides individual flag and enable register bits for each of the peripheral interrupt signals, which are sometimes called PIE channels. These channels are grouped according to the associated CPU interrupt. Each PIE group has one 8-bit enable register (PIEIERx), one 8-bit flag register (PIEIFRx) , and one bit in the PIE acknowledge register (PIEACK). The PIEACK register bit acts as a common interrupt mask for the entire PIE group.

When the CPU receives an interrupt, the CPU fetches the address of the ISR from the PIE. The PIE returns the vector for the lowest-numbered channel in the group that is both flagged and enabled. This gives lower-numbered interrupts a higher priority when multiple interrupts are pending.

If no interrupt is both flagged and enabled, the PIE returns the vector for channel 1. This condition does not happen unless software changes the state of the PIE while an interrupt is propagating. [Section 4.5.4](#) contains procedures for safely modifying the PIE configuration once interrupts have been enabled.

4.5.2.3 CPU Stage

Like the PIE, the CPU provides flag and enable register bits for each of the interrupts. There is one enable register (IER) and one flag register (IFR), both of which are internal CPU registers. There is also a global interrupt mask, which is controlled by the INTM bit in the ST1 register. This mask can be set and cleared using the CPU SETC and CLRC instructions. In C code, C2000Ware's DINT and EINT macros can be used for this purpose.

Writes to IER and INTM are atomic operations. In particular, if INTM is set, the next instruction in the pipeline runs with interrupts disabled. No software delays are needed.

4.5.3 Interrupt Entry Sequence

[Figure 4-2](#) shows how peripheral interrupts propagate to the CPU.




Figure 4-2. Interrupt Propagation Path

When a peripheral generates an interrupt (on PIE group x, channel y), the interrupt triggers the following sequence of events:

1. The interrupt is latched in PIEIFRx.y.
2. If PIEIERx.y is set, the interrupt propagates.
3. If PIEACK.x is clear, the interrupt propagates and PIEACK.x is set.
4. The interrupt is latched in IFR.x.
5. If IER.x is set, the interrupt propagates.
6. If INTM is clear, the CPU receives the interrupt.
7. Any instructions in the D2 or later stage of the pipeline are run to completion. Instructions in earlier stages are flushed.
8. The CPU saves the context on the stack.
9. IFR.x and IER.x are cleared. INTM is set. EALLOW is cleared.
10. The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared.
11. The CPU branches to the ISR.

The interrupt latency is the time between PIEIFRx.y latching the interrupt and the first ISR instruction entering the execution stage of the CPU pipeline. The minimum interrupt latency is 14 SYSCLK cycles. Wait states on the ISR or stack memories add to the latency. External interrupts add a minimum of 2 SYSCLK cycles for GPIO synchronization plus extra time for input qualification (if used). Loops created using the C28x RPT instruction cannot be interrupted.

4.5.4 Configuring and Using Interrupts

At power-up, no interrupts are enabled by default. The PIEIER and IER registers are cleared and INTM is set. The application code is responsible for configuring and enabling all peripheral interrupts.

4.5.4.1 Enabling Interrupts

To enable a peripheral interrupt, perform the following steps:

1. Disable interrupts globally (DINT or SETC INTM).
2. Enable the PIE by setting the ENPIE bit of the PIECTRL register.
3. Write the ISR vector for each interrupt to the appropriate location in the PIE vector table, which can be found in [Section 4.5.8](#). Note that the vector table is EALLOW-protected.
4. Set the appropriate PIEIERx bit for each interrupt. The PIE group and channel assignments can be found in [Section 4.5.8](#).
5. Set the CPU IER bit for any PIE group containing enabled interrupts.
6. Enable the interrupt in the peripheral.
7. Enable interrupts globally (EINT or CLRC INTM).

Step 4 does not apply to the Timer1 and Timer2 interrupts, which connect directly to the CPU.

4.5.4.2 Handling Interrupts

ISRs are similar to normal functions, but must do the following:

1. Save and restore the state of certain CPU registers (if used).
2. Clear the PIEACK bit for the interrupt group.
3. Return using the IRET instruction.

Requirements 1 and 3 are handled automatically by the TMS320C28x C compiler if the function is defined using the __interrupt keyword. For information on this keyword, see the Keywords section of the [TMS320C28x Optimizing C/C++ Compiler v6.2.4 User's Guide](#). For information on writing assembly code to handle interrupts, see the Standard Operation for Maskable Interrupts section of the [TMS320C28x CPU and Instruction Set Reference Guide](#).

The PIEACK bit for the interrupt group must be cleared manually in user code. This is normally done at the end of the ISR. If the PIEACK bit is not cleared, the CPU does not receive any further interrupts from that group. This does not apply to the Timer1 and Timer2 interrupts, which do not go through the PIE.

4.5.4.3 Disabling Interrupts

To disable all interrupts, set the CPU global interrupt mask using DINT or SETC INTM. It is not necessary to add NOPs after setting INTM or modifying IER – the next instruction executes with interrupts disabled.

Individual interrupts can be disabled using the PIEIERx registers, but care must be taken to avoid race conditions. If an interrupt signal is already propagating when the PIEIER write completes, the signal can reach the CPU and trigger a spurious interrupt condition. To avoid this, use the following procedure:

1. Disable interrupts globally (DINT or SETC INTM).
2. Clear the PIEIER bit for the interrupt.
3. Wait 5 cycles to make sure that any propagating interrupt has reached the CPU IFR register.
4. Clear the CPU IFR bit for the interrupt's PIE group.
5. Clear the PIEACK bit for the interrupt's PIE group.
6. Enable interrupts globally (EINT or CLRC INTM).

Interrupt groups can be disabled using the CPU IER register. This cannot cause a race condition, so no special procedure is needed.

PIEIFR bits must never be cleared in software since the read/modify/write operation can cause incoming interrupts to be lost. The only safe way to clear a PIEIFR bit is to have the CPU take the interrupt. The following procedure can be used to bypass the normal ISR:

1. Disable interrupts globally (DINT or SETC INTM).
2. Modify the PIE vector table to map the PIEIFR bit interrupt vector to an empty ISR. This ISR only contains a return from interrupt (IRET) instruction.
3. Disable the interrupt in the peripheral registers.
4. Enable interrupts globally (EINT or CLRC INTM).
5. Wait for the pending interrupt to be serviced by the empty ISR.
6. Disable interrupts globally.
7. Modify the PIE vector table to map the interrupt vector back to the original ISR.
8. Clear the PIEACK bit for the interrupt's PIE group.
9. Enable interrupts globally.

4.5.4.4 Nesting Interrupts

By default, interrupts do not nest. It is possible to nest and prioritize interrupts using software control of the IER and PIEIERx registers. Example code can be found in C2000Ware and documentation is available at software-dl.ti.com/C2000/docs/c28x_interrupt_nesting/html/index.html.

4.5.4.5 Vector Address Validity Check

The ePIE vector table memory is protected using a parity check. Upon each vector fetch from the ePIE, a parity check is performed. If a parity failure occurs during vector fetch, the ePIE returns either a user defined error handler routine (if PIEVERRADDR is defined with a non 0x003F FFFF value), or the default boot ROM handler at address 0x3F FFBE. The ePIE also sends trip signals to the EPWMs.

The parity check only returns the error handler value if the failure occurs during vector fetch. Parity errors during a data read are handled by the memory controller module and logged by the UCERRFLG register in the MEMORY_ERROR_REGS. The address that caused the error is located in the UCCPUREADDR register. If the error address logged is between 0xD00 to 0xDFF, then the error is a PIE parity error. Additionally, a parity error during a vector fetch does not flag an uncorrectable error NMI.

4.5.5 PIE Channel Mapping

Table 4-3 shows the PIE group and channel assignments for each peripheral interrupt. Each row is a group, and each column is a channel within that group. When multiple interrupts are pending, the lowest-numbered channel is the lowest-numbered group is serviced first. Thus, the interrupts at the top of the table have the highest priority, and the interrupts at the bottom have the lowest priority.

Note

Cells marked "-" are Reserved.

Table 4-3. PIE Channel Mapping

| | INTx.1 | INTx.2 | INTx.3 | INTx.4 | INTx.5 | INTx.6 | INTx.7 | INTx.8 |
|---------|----------|-----------|----------|-----------|----------|----------|------------------------|---------------------|
| INT1.y | ADCA1 | ADCC1 | - | XINT1 | XINT2 | SYS_ERR | TIMER0 | WAKE |
| INT2.y | EPWM1_TZ | EPWM2_TZ | EPWM3_TZ | EPWM4_TZ | EPWM5_TZ | EPWM6_TZ | EPWM7_TZ | - |
| INT3.y | EPWM1 | EPWM2 | EPWM3 | EPWM4 | EPWM5 | EPWM6 | EPWM7 | - |
| INT4.y | ECAP1 | ECAP2 | ECAP3 | - | - | - | - | - |
| INT5.y | EQEP1 | EQEP2 | - | - | - | - | - | - |
| INT6.y | SPIA_RX | SPIA_TX | - | - | LINA_0 | LINA_1 | DCC0 | - |
| INT7.y | - | - | - | - | - | - | PMBUSA | - |
| INT8.y | I2CA | I2CA_FIFO | I2CB | I2CB_FIFO | SCIC_RX | SCIC_TX | - | - |
| INT9.y | SCIA_RX | SCIA_TX | SCIB_RX | SCIB_TX | CANA_0 | CANA_1 | MCANSS0 | MCANSS1 |
| INT10.y | ADCA_EVT | ADCA2 | ADCA3 | ADCA4 | ADCC_EVT | ADCC2 | ADCC3 | ADCC4 |
| INT11.y | - | - | - | - | - | - | - | - |
| INT12.y | XINT3 | XINT4 | XINT5 | - | FLSS_INT | VCRC | MCANSS WAKE AND TS PLS | MCANSS ECC CORR PLS |

4.5.6 PIE Interrupt Priority

4.5.6.1 Channel Priority

For every PIE group, the low-number channels in the group have the highest priority. For instance in PIE group 1, channel 1.1 has priority over channel 1.3. If those two enabled interrupts occurred simultaneously, channel 1.1 is serviced first with channel 1.3 left pending. Once the ISR for channel 1.1 completes and provided there are no other enabled and pending interrupts for PIE group 1, channel 1.3 is serviced. However, for the CPU to service any more interrupts from a PIE group, PIEACK for the group must be cleared. For this specific example, for channel 1.3 to be serviced, the channel 1.1 ISR has to clear PIEACK for group 1.

The following example describes an alternative scenario: channel 1.1 is currently being serviced by the CPU, channel 1.3 is pending and before the channel 1.1 ISR completes, channel 1.2 that is enabled also comes in. Since channel 1.2 has a higher priority than channel 1.3, the CPU services channel 1.2 and channel 1.3 is still left pending. Using the steps from the Interrupt Entry Sequence ([Section 4.5.3](#)), a channel 1.2 interrupt can happen as late as step 10 (The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared) and the interrupt is still serviced ahead of channel 1.3.

4.5.6.2 Group Priority

Generally, the lowest channel in the lowest PIE group has the highest priority. An example of this is channels 1.1 and 2.1. Those two channels have the highest priority in the respective groups. If the interrupts for those two enabled channels happened simultaneously and provided there are no other enabled and pending interrupts, channel 1.1 is serviced first by the CPU with channel 2.1 left pending.

However, there are cases where channel priority supersedes group priority. This special case happens depending on which step the CPU is currently at in the Interrupt Entry Sequence ([Section 4.5.3](#)).

The following illustrates an example of this special case.

The CPU is about to service channel 2.3 and is currently going through the steps in the Interrupt Entry Sequence ([Section 4.5.3](#)).

1. As the CPU reaches step 10 (The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared), two enabled interrupts: channel 1.1 and channel 2.1 come in.
2. Due to channel priority, channel 2.1 is serviced ahead of channel 2.3. However, group priority dictates that channel 1.1 be serviced ahead of channels 2.1 and 2.3.
3. Channel priority supersedes here and channel 2.1 is serviced ahead of channels 1.1 and 2.3.
4. After channel 2.1 completes, channel 1.1 is serviced followed by channel 2.3.

Group priority is only maintained if no interrupts are currently being serviced, that is, the Interrupt Entry Sequence ([Section 4.5.3](#)) is not executing.

4.5.7 System Error

SYS_ERR consolidates several sources of interrupts (see [Figure 4-3](#)). These sources set the respective bit in the SYS_ERR_INT_FLG register. Any set bit in the SYS_ERR_INT_FLG register also sets the global interrupt (GINT) bit. The GINT bit has to be cleared before any SYS_ERR interrupt is generated. If the GINT bit is cleared with the source flags still set, another SYS_ERR interrupt is fired; therefore, it is recommended to clear the source flags before clearing the GINT bit.




Figure 4-3. System Error

4.5.8 Vector Tables

Table 4-4 shows the CPU interrupt vector table. The vectors for INT1 – INT12 are not used in this device. The reset vector is fetched from the boot ROM instead of from this table. All vectors are EALLOW-protected.

Table 4-5 shows the PIE vector table.

Table 4-4. CPU Interrupt Vectors

| Name | Vector ID | Address | Size (x16) | Description | Core Priority | ePIE Group Priority |
|---------|-----------|-------------|------------|---|---------------|---------------------|
| Reset | 0 | 0x0000 0D00 | 2 | Reset is always fetched from location 0x003F_FFC0 in Boot ROM | 1 (Highest) | - |
| INT1 | 1 | 0x0000 0D02 | 2 | Not used. See PIE Group 1 | 5 | - |
| INT2 | 2 | 0x0000 0D04 | 2 | Not used. See PIE Group 2 | 6 | - |
| INT3 | 3 | 0x0000 0D06 | 2 | Not used. See PIE Group 3 | 7 | - |
| INT4 | 4 | 0x0000 0D08 | 2 | Not used. See PIE Group 4 | 8 | - |
| INT5 | 5 | 0x0000 0D0A | 2 | Not used. See PIE Group 5 | 9 | - |
| INT6 | 6 | 0x0000 0D0C | 2 | Not used. See PIE Group 6 | 10 | - |
| INT7 | 7 | 0x0000 0D0E | 2 | Not used. See PIE Group 7 | 11 | - |
| INT8 | 8 | 0x0000 0D10 | 2 | Not used. See PIE Group 8 | 12 | - |
| INT9 | 9 | 0x0000 0D12 | 2 | Not used. See PIE Group 9 | 13 | - |
| INT10 | 10 | 0x0000 0D14 | 2 | Not used. See PIE Group 10 | 14 | - |
| INT11 | 11 | 0x0000 0D16 | 2 | Not used. See PIE Group 11 | 15 | - |
| INT12 | 12 | 0x0000 0D18 | 2 | Not used. See PIE Group 12 | 16 | - |
| INT13 | 13 | 0x0000 0D1A | 2 | CPU TIMER1 Interrupt | 17 | - |
| INT14 | 14 | 0x0000 0D1C | 2 | CPU TIMER2 Interrupt | 18 | - |
| DATALOG | 15 | 0x0000 0D1E | 2 | CPU Data Logging Interrupt | 19 (lowest) | - |
| RTOSINT | 16 | 0x0000 0D20 | 2 | CPU Real-Time OS Interrupt | 4 | - |
| RSVD | 17 | 0x0000 0D22 | 2 | Reserved | 2 | - |
| NMI | 18 | 0x0000 0D24 | 2 | Non-Maskable Interrupt | 3 | - |
| ILLEGAL | 19 | 0x0000 0D26 | 2 | Illegal Instruction (ITRAP) | - | - |
| USER 1 | 20 | 0x0000 0D28 | 2 | User-Defined Trap | - | - |
| USER 2 | 21 | 0x0000 0D2A | 2 | User-Defined Trap | - | - |
| USER 3 | 22 | 0x0000 0D2C | 2 | User-Defined Trap | - | - |
| USER 4 | 23 | 0x0000 0D2E | 2 | User-Defined Trap | - | - |
| USER 5 | 24 | 0x0000 0D30 | 2 | User-Defined Trap | - | - |
| USER 6 | 25 | 0x0000 0D32 | 2 | User-Defined Trap | - | - |
| USER 7 | 26 | 0x0000 0D34 | 2 | User-Defined Trap | - | - |
| USER 8 | 27 | 0x0000 0D36 | 2 | User-Defined Trap | - | - |
| USER 9 | 28 | 0x0000 0D38 | 2 | User-Defined Trap | - | - |
| USER 10 | 29 | 0x0000 0D3A | 2 | User-Defined Trap | - | - |
| USER 11 | 30 | 0x0000 0D3C | 2 | User-Defined Trap | - | - |
| USER 12 | 31 | 0x0000 0D3E | 2 | User-Defined Trap | - | - |

Table 4-5. PIE Interrupt Vectors

| Name | Vector ID | Address | Size (x16) | Description | Core Priority | ePIE Group priority |
|--|-----------|-------------|------------|---------------------------|---------------|---------------------|
| PIE Group 1 Vectors - Muxed into CPU INT1 | | | | | | |
| INT1.1 | 32 | 0x0000 0D40 | 2 | ADCA1 interrupt | 5 | 1 (Highest) |
| INT1.2 | 33 | 0x0000 0D42 | 2 | ADCC1 interrupt | 5 | 2 |
| INT1.3 | 34 | 0x0000 0D44 | 2 | Reserved | 5 | 3 |
| INT1.4 | 35 | 0x0000 0D46 | 2 | XINT1 interrupt | 5 | 4 |
| INT1.5 | 36 | 0x0000 0D48 | 2 | XINT2 interrupt | 5 | 5 |
| INT1.6 | 37 | 0x0000 0D4A | 2 | SYS_ERR interrupt | 5 | 6 |
| INT1.7 | 38 | 0x0000 0D4C | 2 | TIMER0 interrupt | 5 | 7 |
| INT1.8 | 39 | 0x0000 0D4E | 2 | WAKE interrupt | 5 | 8 (Lowest) |
| PIE Group 2 Vectors - Muxed into CPU INT2 | | | | | | |
| INT2.1 | 40 | 0x0000 0D50 | 2 | EPWM1 trip zone interrupt | 6 | 1 (Highest) |
| INT2.2 | 41 | 0x0000 0D52 | 2 | EPWM2 trip zone interrupt | 6 | 2 |
| INT2.3 | 42 | 0x0000 0D54 | 2 | EPWM3 trip zone interrupt | 6 | 3 |
| INT2.4 | 43 | 0x0000 0D56 | 2 | EPWM4 trip zone interrupt | 6 | 4 |
| INT2.5 | 44 | 0x0000 0D58 | 2 | EPWM5 trip zone interrupt | 6 | 5 |
| INT2.6 | 45 | 0x0000 0D5A | 2 | EPWM6 trip zone interrupt | 6 | 6 |
| INT2.7 | 46 | 0x0000 0D5C | 2 | EPWM7 trip zone interrupt | 6 | 7 |
| INT2.8 | 47 | 0x0000 0D5E | 2 | Reserved | 6 | 8 (Lowest) |
| PIE Group 3 Vectors - Muxed into CPU INT3 | | | | | | |
| INT3.1 | 48 | 0x0000 0D60 | 2 | EPWM1 interrupt | 7 | 1 (Highest) |
| INT3.2 | 49 | 0x0000 0D62 | 2 | EPWM2 interrupt | 7 | 2 |
| INT3.3 | 50 | 0x0000 0D64 | 2 | EPWM3 interrupt | 7 | 3 |
| INT3.4 | 51 | 0x0000 0D66 | 2 | EPWM4 interrupt | 7 | 4 |
| INT3.5 | 52 | 0x0000 0D68 | 2 | EPWM5 interrupt | 7 | 5 |
| INT3.6 | 53 | 0x0000 0D6A | 2 | EPWM6 interrupt | 7 | 6 |
| INT3.7 | 54 | 0x0000 0D6C | 2 | EPWM7 interrupt | 7 | 7 |
| INT3.8 | 55 | 0x0000 0D6E | 2 | Reserved | 7 | 8 (Lowest) |
| PIE Group 4 Vectors - Muxed into CPU INT4 | | | | | | |
| INT4.1 | 56 | 0x0000 0D70 | 2 | ECAP1 interrupt | 8 | 1 (Highest) |
| INT4.2 | 57 | 0x0000 0D72 | 2 | ECAP2 interrupt | 8 | 2 |
| INT4.3 | 58 | 0x0000 0D74 | 2 | ECAP3 | 8 | 3 |
| INT4.4 | 59 | 0x0000 0D76 | 2 | Reserved | 8 | 4 |
| INT4.5 | 60 | 0x0000 0D78 | 2 | Reserved | 8 | 5 |
| INT4.6 | 61 | 0x0000 0D7A | 2 | Reserved | 8 | 6 |
| INT4.7 | 62 | 0x0000 0D7C | 2 | Reserved | 8 | 7 |
| INT4.8 | 63 | 0x0000 0D7E | 2 | Reserved | 8 | 8 (Lowest) |

Table 4-5. PIE Interrupt Vectors (continued)

| Name | Vector ID | Address | Size (x16) | Description | Core Priority | ePIE Group priority |
|--|-----------|-------------|------------|---------------------|---------------|---------------------|
| PIE Group 5 Vectors - Muxed into CPU INT5 | | | | | | |
| INT5.1 | 64 | 0x0000 0D80 | 2 | EQEP1 interrupt | 9 | 1 (Highest) |
| INT5.2 | 65 | 0x0000 0D82 | 2 | EQEP2 | 9 | 2 |
| INT5.3 | 66 | 0x0000 0D84 | 2 | Reserved | 9 | 3 |
| INT5.4 | 67 | 0x0000 0D86 | 2 | Reserved | 9 | 4 |
| INT5.5 | 68 | 0x0000 0D88 | 2 | Reserved | 9 | 5 |
| INT5.6 | 69 | 0x0000 0D8A | 2 | Reserved | 9 | 6 |
| INT5.7 | 70 | 0x0000 0D8C | 2 | Reserved | 9 | 7 |
| INT5.8 | 71 | 0x0000 0D8E | 2 | Reserved | 9 | 8 (Lowest) |
| PIE Group 6 Vectors - Muxed into CPU INT6 | | | | | | |
| INT6.1 | 72 | 0x0000 0D90 | 2 | SPIA RX interrupt | 10 | 1 (Highest) |
| INT6.2 | 73 | 0x0000 0D92 | 2 | SPIA TX interrupt | 10 | 2 |
| INT6.3 | 74 | 0x0000 0D94 | 2 | Reserved | 10 | 3 |
| INT6.4 | 75 | 0x0000 0D96 | 2 | Reserved | 10 | 4 |
| INT6.5 | 76 | 0x0000 0D98 | 2 | LINA_0 | 10 | 5 |
| INT6.6 | 77 | 0x0000 0D9A | 2 | LINA_1 | 10 | 6 |
| INT6.7 | 78 | 0x0000 0D9C | 2 | DCC0 interrupt | 10 | 7 |
| INT6.8 | 79 | 0x0000 0D9E | 2 | Reserved | 10 | 8 (Lowest) |
| PIE Group 7 Vectors - Muxed into CPU INT7 | | | | | | |
| INT7.1 | 80 | 0x0000 0DA0 | 2 | Reserved | 11 | 1 (Highest) |
| INT7.2 | 81 | 0x0000 0DA2 | 2 | Reserved | 11 | 2 |
| INT7.3 | 82 | 0x0000 0DA4 | 2 | Reserved | 11 | 3 |
| INT7.4 | 83 | 0x0000 0DA6 | 2 | Reserved | 11 | 4 |
| INT7.5 | 84 | 0x0000 0DA8 | 2 | Reserved | 11 | 5 |
| INT7.6 | 85 | 0x0000 0DAA | 2 | Reserved | 11 | 6 |
| INT7.7 | 86 | 0x0000 0DAC | 2 | PMBUSA | 11 | 7 |
| INT7.8 | 87 | 0x0000 0DAE | 2 | Reserved | 11 | 8 (Lowest) |
| PIE Group 8 Vectors - Muxed into CPU INT8 | | | | | | |
| INT8.1 | 88 | 0x0000 0DB0 | 2 | I2CA interrupt | 12 | 1 (Highest) |
| INT8.2 | 89 | 0x0000 0DB2 | 2 | I2CA FIFO interrupt | 12 | 2 |
| INT8.3 | 90 | 0x0000 0DB4 | 2 | I2CB interrupt | 12 | 3 |
| INT8.4 | 91 | 0x0000 0DB6 | 2 | I2CB FIFO interrupt | 12 | 4 |
| INT8.5 | 92 | 0x0000 0DB8 | 2 | SCIC RX interrupt | 12 | 5 |
| INT8.6 | 93 | 0x0000 0DBA | 2 | SCIC TX interrupt | 12 | 6 |
| INT8.7 | 94 | 0x0000 0DBC | 2 | Reserved | 12 | 7 |
| INT8.8 | 95 | 0x0000 0DBE | 2 | Reserved | 12 | 8 (Lowest) |

Table 4-5. PIE Interrupt Vectors (continued)

| Name | Vector ID | Address | Size (x16) | Description | Core Priority | ePIE Group priority |
|--|-----------|-------------|------------|------------------------|---------------|---------------------|
| PIE Group 9 Vectors - Muxed into CPU INT9 | | | | | | |
| INT9.1 | 96 | 0x0000 0DC0 | 2 | SCIA RX interrupt | 13 | 1 (Highest) |
| INT9.2 | 97 | 0x0000 0DC2 | 2 | SCIA TX interrupt | 13 | 2 |
| INT9.3 | 98 | 0x0000 0DC4 | 2 | SCIB RX interrupt | 13 | 3 |
| INT9.4 | 99 | 0x0000 0DC6 | 2 | SCIB TX interrupt | 13 | 4 |
| INT9.5 | 100 | 0x0000 0DC8 | 2 | DCANA interrupt 1 | 13 | 5 |
| INT9.6 | 101 | 0x0000 0DCA | 2 | DCANA interrupt 2 | 13 | 6 |
| INT9.7 | 102 | 0x0000 0DCC | 2 | MCANSS0 | 13 | 7 |
| INT9.8 | 103 | 0x0000 0DCE | 2 | MCANSS1 | 13 | 8 (Lowest) |
| PIE Group 10 Vectors - Muxed into CPU INT10 | | | | | | |
| INT10.1 | 104 | 0x0000 0DD0 | 2 | ADCA event interrupt | 14 | 1 (Highest) |
| INT10.2 | 105 | 0x0000 0DD2 | 2 | ADCA2 interrupt | 14 | 2 |
| INT10.3 | 106 | 0x0000 0DD4 | 2 | ADCA3 interrupt | 14 | 3 |
| INT10.4 | 107 | 0x0000 0DD6 | 2 | ADCA4 interrupt | 14 | 4 |
| INT10.5 | 108 | 0x0000 0DD8 | 2 | ADCC event interrupt | 14 | 5 |
| INT10.6 | 109 | 0x0000 0DDA | 2 | ADCC2 interrupt | 14 | 6 |
| INT10.7 | 110 | 0x0000 0DDC | 2 | ADCC3 interrupt | 14 | 7 |
| INT10.8 | 111 | 0x0000 0DDE | 2 | ADCC4 | 14 | 8 (Lowest) |
| PIE Group 11 Vectors - Muxed into CPU INT11 | | | | | | |
| INT11.1 | 112 | 0x0000 0DE0 | 2 | Reserved | 15 | 1 (Highest) |
| INT11.2 | 113 | 0x0000 0DE2 | 2 | Reserved | 15 | 2 |
| INT11.3 | 114 | 0x0000 0DE4 | 2 | Reserved | 15 | 3 |
| INT11.4 | 115 | 0x0000 0DE6 | 2 | Reserved | 15 | 4 |
| INT11.5 | 116 | 0x0000 0DE8 | 2 | Reserved | 15 | 5 |
| INT11.6 | 117 | 0x0000 0DEA | 2 | Reserved | 15 | 6 |
| INT11.7 | 118 | 0x0000 0DEC | 2 | Reserved | 15 | 7 |
| INT11.8 | 119 | 0x0000 0DEE | 2 | Reserved | 15 | 8 (Lowest) |
| PIE Group 12 Vectors - Muxed into CPU INT12 | | | | | | |
| INT12.1 | 120 | 0x0000 0DF0 | 2 | XINT3 interrupt | 16 | 1 (Highest) |
| INT12.2 | 121 | 0x0000 0DF2 | 2 | XINT4 interrupt | 16 | 2 |
| INT12.3 | 122 | 0x0000 0DF4 | 2 | XINT5 interrupt | 16 | 3 |
| INT12.4 | 123 | 0x0000 0DF6 | 2 | Reserved | 16 | 4 |
| INT12.5 | 124 | 0x0000 0DF8 | 2 | FLSS_INT interrupt | 16 | 5 |
| INT12.6 | 125 | 0x0000 0DFA | 2 | VCRC | 16 | 6 |
| INT12.7 | 126 | 0x0000 0DFC | 2 | MCANSS_WAKE_AND_TS_PLS | 16 | 7 |
| INT12.8 | 127 | 0x0000 0DFE | 2 | MCANSS_ECC_C_ORR_PLS | 16 | 8 (Lowest) |

4.6 Exceptions and Non-Maskable Interrupts

This section describes system-level error conditions that can trigger a non-maskable interrupt (NMI). The interrupt allows the application to respond to the error.

4.6.1 Configuring and Using NMIs

An incoming NMI sets a status bit in the NMIFLG register and starts the NMI watchdog counter. This counter is clocked by the SYSCLK, and if the counter reaches the value in the NMIWDPRD register, the counter triggers an NMI watchdog reset (NMIWDRS). To prevent this, the NMI handler must clear the flag bit using the NMIFLGCLR register. Once all flag bits are clear, the NMINT bit in the NMIFLG register can also be cleared to allow future NMIs to be taken.

The NMI module is enabled by the boot ROM during the startup process. To respond to NMIs, an NMI handler vector must be written to the PIE vector table.

4.6.2 Emulation Considerations

The NMI watchdog counter behaves as follows under debug conditions:

| | |
|----------------------------|---|
| CPU Suspended | When the CPU is suspended, the NMI watchdog counter is suspended. |
| Run-Free Mode | When the CPU is placed in run-free mode, the NMI watchdog counter resumes operation as normal. |
| Real-Time Single-Step Mode | When the CPU is in real-time single-step mode, the NMI watchdog counter is suspended. The counter remains suspended even within real-time interrupts. |
| Real-Time Run-Free Mode | When the CPU is in real-time run-free mode, the NMI watchdog counter operates as normal. |

4.6.3 NMI Sources

There are several types of hardware errors that can trigger an NMI. Additional information about the error is usually available from the module that detects the error.

4.6.3.1 Missing Clock Detection

The missing clock detection logic monitors OSCCLK for failure. If the OSCCLK source stops, the PLL is bypassed, OSCCLK is connected to INTOSC1, and an NMI is fired to the CPU. For more information on missing clock detection, see [Section 4.7.13.1](#).

4.6.3.2 RAM Uncorrectable Error

A single-bit parity error, double-bit ECC data error, or single-bit ECC address error in a RAM read triggers an NMI. This applies to CPU reads. Single-bit ECC data errors do not trigger an NMI, but can optionally trigger a normal peripheral interrupt. For more information on RAM error detection, see [Section 4.11.1.4](#).

4.6.3.3 Flash Uncorrectable ECC Error

A double-bit ECC data error or single-bit ECC address error in a Flash read triggers an NMI. Single-bit ECC data errors do not trigger an NMI, but can optionally trigger a normal peripheral interrupt.

4.6.3.4 Software-Forced Error

There is a special NMI source that can only be triggered by writing to the SWERR bit in the NMIFLGRC register. Since the SWERR flag is never set by a real hardware fail, the flag can be used to implement a self-test mode for the NMI subsystem.

4.6.4 Illegal Instruction Trap (ITRAP)

If the CPU tries to execute an illegal instruction, the CPU generates a special interrupt called an illegal instruction trap (ITRAP). This interrupt is non-maskable and has a vector in the PIE vector table. For more information about ITRAPs, see the Illegal-Instruction Trap section of the [TMS320C28x DSP CPU and Instruction Set Reference Guide](#).

Note

A RAM fetch access violation triggers an ITRAP in addition to the normal peripheral interrupt for RAM access violations. The CPU handles the ITRAP first.

4.6.5 ERRORSTS Pin

The ERRORSTS pin is an ‘always output’ pin and remains high until an error is detected inside the chip. On an error, the ERRORSTS pin goes low (default polarity) until the corresponding internal error status flag for that error source is cleared. [Figure 4-4](#) shows the functionality of the ERRORSTS pin.

The ERRORSTS pin is tri-stated until the chip power rails ramp up to the lower operational limit. As the ERRORSTS pin is an active-low pin (default polarity), users who care about the state of this pin during power-up can connect an external pull-down on this pin.

Following enhancement has been made on this device for ERRORSTS pin logic:

- Polarity of Error pin has been made configurable through the ERRORCTL register (default setting is active-low polarity).
- To enable testing of the Error pin, capability to force and clear the Error pin from software has been provided.
- Additional sources of Error have been added to ERRORSTS:
 - CPU1 Watchdog reset
 - Error on a PIE vector fetch





Figure 4-4. ERRORSTS Pin Diagram

4.7 Clocking

This section explains the clock sources and clock domains on this device, and how to configure them for application use. [Figure 4-5](#) and [Figure 4-6](#) provide an overview of the device's clocking system.


Figure 4-5. Clocking System

SYSPLL




Figure 4-6. System PLL

4.7.1 Clock Sources

All of the clocks in the device are derived from one of four clock sources.

4.7.1.1 Primary Internal Oscillator (INTOSC2)

At power-up, the device is clocked from an on-chip 10MHz oscillator (INTOSC2). INTOSC2 is the primary internal clock source and is the default system clock at reset. INTOSC2 is used to run the boot ROM and can be used as the system clock source for the application. Note that the INTOSC2 frequency tolerance is too loose to meet the timing requirements for CAN. Use of the CAN modules requires an external oscillator. When INTOSC2 is used as the system clock source, GPIO19 (X1) and GPIO18 (X2) are available as GPIO pins, unless ExtR functionality is used (GPIO19 is used for ExtR).

4.7.1.1.1 External Resistor (ExtR) Mode

To improve the accuracy of INTOSC2, an external resistor (ExtR) mode can be used. This mode allows for a highly accurate external resistor to be added to the board and connected to the ExtR-capable pin. See the [TMS320F280015x Real-Time Microcontrollers Data Sheet](#) for which pin is ExtR-capable on each package.

The INTOSC2 starts up in internal resistor mode, and therefore does not utilize the ExtR by default. When using the standard internal resistor, INTOSC2 is still fully functional, but with performance less than that of an accurate ExtR. This can be changed to use a more accurate external resistor (ExtR) by setting the CLK_CFG_REGS CLKSRCCTL1.INTOSC2CLKMODE bit to be 1. For more details on correctly enabling ExtR functionality, please see [Section 4.7.9](#).

4.7.1.1.1.1 INTOSC2 with External Precision Resistor – ExtR

To achieve better accuracy, an external precision resistor can be used with INTOSC2. The external components required are:

- 100kΩ precision resistor between ExtR pin and VSS
- 10nF capacitor for noise filtering
- 20μF VDDIO capacitance minimum for low noise supply and load transients

[Figure 4-7](#) shows an example illustration of these required external components.




Figure 4-7. ExtR Example Schematic

In ExtR mode, the oscillator frequency error is directly proportional to the accuracy of the ExtR resistor.

The quality of the VDDIO supply directly affects the ExtR INTOSC performance. VDDIO capacitance values and circuit design must be decided with care to provide the cleanest supply possible to avoid jitter, noise, and other performance issues.

Placing a resistor on the ExtR pin prevents the pin from being used as a GPIO or X1.

[Table 4-6](#) provides the ExtR specification values.

Table 4-6. ExtR Specifications

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|------------------------------------|------|-----|-------|------|
| $f_{INTOSC2-ExtR-ERR-PERC}$ | Ideal 0% error 100kΩ ExtR resistor | -0.7 | 0 | +0.7 | % |
| $f_{INTOSC2-ExtR}$ | Ideal 0% error 100kΩ ExtR resistor | 9.93 | 10 | 10.07 | MHz |
| $f_{ExtR-SETTLING}$ | Switch to ExtR Mode | | 1 | | ms |
| ExtR Resistance, R_{ExtR} | | | 100 | | kΩ |
| ExtR Decoupling Capacitance, C_{ExtR} | | | 10 | | nF |
| VDDIO Decoupling Capacitance, C_{VDDIO} | | 20 | | | μF |

[Table 4-7](#) provides an example calculation for determining the total error of INTOSC2 given the parameters of a resistor.

Table 4-7. Sample Total Error Calculation

| PARAMETER | VALUE | UNIT |
|---------------------------------------|---|--------|
| INTOSC2 Ideal Frequency Variation | 0.70 | % |
| ExtR Resistor Tolerance | $R_{TOLERANCE}$ | % |
| ExtR Resistor Temperature Coefficient | R_{TEMPCO} | ppm/°C |
| Operating Temperature | $T_{OPERATING_POINT}$ | °C |
| ExtR Data Sheet Ambient Temperature | $T_{AMBIENT}$ | °C |
| Total Frequency Error | $[(0.70/100) + (R_{TOLERANCE}/100) + ((R_{TEMPCO}/1E6) * abs(T_{OPERATING_POINT}-T_{AMBIENT}))]*100$ | % |

Table 4-8 provides example values using the above calculation.

Table 4-8. Total Error Example Values

| PARAMETER | VALUE | UNIT |
|---------------------------------------|--|--------|
| INTOSC2 Ideal Frequency Variation | 0.70 | % |
| ExtR Resistor Tolerance | 0.10 | % |
| ExtR Resistor Temperature Coefficient | 25 | ppm/°C |
| Operating Temperature | 90 | °C |
| ExtR Data Sheet Ambient Temperature | 25 | °C |
| Total Frequency Error Calculation | $((0.70/100) + (0.10/100) + ((25/1E6) * \text{abs}(90-25))) * 100$ | % |
| Total Frequency Error Calculation | 0.96 | % |

For best performance, use the following board layout guidelines:

- Route ExtR trace as short as possible
- Route ExtR to the nearest VSS pin
- Place ExtR (R_{ExtR}) and C_{ExtR} on the same side as the C2000 device, with routing on the same layer only
- Any adjacent GPIO pin (GPIO18, X2 for example) can be routed using the opposite side and in a different layer so as to reduce adjacent GPIO coupling
- VSS connection must be tied both to VSS plane and directly to C2000 device VSS pin
- VSS guard trace is recommended around the ExtR trace as shown in [Figure 4-8](#)
- Fill VSS or VDDIO plane in layer below ExtR and C_{ExtR} to avoid routing signal traces in adjacent layer




Figure 4-8. ExtR PCB Layout Example

4.7.1.2 Backup Internal Oscillator (INTOSC1)

The device also includes a redundant on-chip 10MHz oscillator (INTOSC1). INTOSC1 is a backup clock source that normally only clocks the watchdog timers and missing clock detection circuit (MCD). If MCD is enabled and a missing system clock is detected, the system PLL is bypassed and all system clocks are connected to INTOSC1 automatically. INTOSC1 can also be manually selected as the system clock source for debug purposes.

4.7.1.3 Auxiliary Clock Input (AUXCLKIN)

An additional external clock source is supported on GPIO29 (AUXCLKIN). This must be a single-ended 3.3V external clock as shown in [Figure 4-9](#) and can be used as the clock source for DCAN and MCAN. Frequency limits and timing requirements are found in the device data sheet. The external clock can be connected directly to the GPIO29 pin.




Figure 4-9. AUXCLKIN

4.7.1.4 External Oscillator (XTAL)

The device supports an external clock source (XTAL), which can be used as the main system and CAN bit clock source. Frequency limits and timing requirements can be found in the device data sheet. External clock sources use the X1/GPIO19 and X2/GPIO18 pins. After power-up, the X1 and X2 pin functionality can be enabled by following the procedure in [Section 4.7.6](#).

Three types of external clock sources are supported:

- A single-ended 3.3V external clock. The clock signal must be connected to X1, as shown in [Figure 4-10](#).




Figure 4-10. Single-ended 3.3V External Clock

- An external crystal. The crystal must be connected across X1 and X2 with the load capacitors connected to VSS, as shown in [Figure 4-11](#).




Figure 4-11. External Crystal

- An external resonator. The resonator must be connected across X1 and X2 with the ground connected to VSS, as shown in [Figure 4-12](#).




Figure 4-12. External Resonator

Table 4-9. ALT Modes

| XTALCR Bit ⁽¹⁾ | | Operating Mode | GPIO19 Available on X1? | GPIO18 Available on X2? |
|---------------------------|----|--|-------------------------|-------------------------|
| OSCOFF | SE | | | |
| 0 | 0 | Crystal Mode: Quartz crystal connected to X1/X2 | No | No |
| 0 | 1 | Single-Ended Mode: External clock on X1 | No | Yes |
| 1 | 0 | Oscillator off | Yes | Yes |
| 1 | 1 | Single-Ended Mode: External clock on X1 ⁽²⁾ | No | Yes |

(1) OSCOFF and SE determine the ALT mode of GPIO18 and GPIO19.

(2) There is an approximately 1KΩ pull-down on X1 in this mode, external single-ended clock must be able to drive this load.

4.7.2 Derived Clocks

The clock sources discussed in the previous section can be multiplied (using PLL) and divided down to produce the desired clock frequencies for the application. This process produces a set of derived clocks, which are described in this section.

4.7.2.1 Oscillator Clock (OSCCLK)

One of INTOSC2, XTAL, or INTOSC1 must be chosen to be the master reference clock (OSCCLK) for the CPU and most of the peripherals. OSCCLK can be used directly or fed through the system PLL to reach a higher frequency. At reset, OSCCLK is the default system clock, and is connected to INTOSC2.

4.7.2.2 System PLL Output Clock (PLLRAWCLK)

The system PLL allows the device to run at the maximum rated operating frequency, and in most applications generates the main system clock. This PLL uses OSCCLK as a reference. PLLRAWCLK is the output of the PLL's voltage-controlled oscillator (VCO). For configuration instructions, see [Section 4.7.6](#).

4.7.3 Device Clock Domains

The device clock domains feed the clock inputs of the various modules in the device. They are connected to the derived clocks, either directly or through an additional divider.

4.7.3.1 System Clock (PLLSYSCLK)

The NMI watchdog timer has a clock domain (PLLSYSCLK). Despite the name, PLLSYSCLK can be connected to the system PLL (PLLRAWCLK) or to OSCCLK. The chosen clock source is run through a frequency divider, which is configured using the SYSCLKDIVSEL register. PLLSYSCLK is gated in HALT mode.

4.7.3.2 CPU Clock (CPUCLK)

The CPU has a clock (CPUCLK) that is used to clock the CPU and Flash wrapper. This clock is identical to PLLSYSCLK, but is gated when the CPU enters IDLE, STANDBY, or HALT mode.

4.7.3.3 CPU Subsystem Clock (SYSCLK and PERx.SYSCLK)

The CPU provides a clock (SYSCLK) to the private (M0 and M1), local shared (LS0 and LS1), boot ROM and other peripherals. This clock is identical to PLLSYSCLK, but is gated when the CPU enters HALT or STANDBY mode.

Each peripheral clock has an independent clock gating that is controlled by the PCLKCRx registers.

Note

The application needs to wait for 5 SYSCLK cycles after enabling the clock to the peripherals when using PCLKCRx.

4.7.3.4 Low-Speed Peripheral Clock (LSPCLK and PERx.LSPCLK)

The SCI and SPI modules can communicate at bit rates that are much slower than the CPU frequency. These modules are connected to a shared clock divider, which generates a low-speed peripheral clock (LSPCLK) derived from SYSCLK. LSPCLK uses a /4 divider by default, but the ratio can be changed using the LOSPCP register. Each SCI and SPI module clock (PERx.LSPCLK) can be gated independently using the PCLKCRx registers.

4.7.3.5 CAN Bit Clock

The required frequency tolerance for the CAN bit clock depends on the bit timing setup and network configuration, and can be as tight as 0.1%. Since the main system clock (in the form of SYSCLK) can not be precise enough, the bit clock can also be connected to XTAL using the CLKSRCCTL2 register. There is an independent selection for each CAN module.

To provide correct operation, the frequency of the CAN bit clock must be less than or equal to the SYSCLK frequency.

4.7.3.6 CPU Timer2 Clock (TIMER2CLK)

CPU timers 0 and 1 are connected to PERx.SYSCLK. Timer 2 is connected to PERx.SYSCLK by default, but can also be connected to INTOSC1, INTOSC2, or XTAL using the TMR2CLKCTL register. This register also provides a separate prescale divider for timer 2. If a non-SYSCLK source is used, the source must be divided down to no more than half the SYSCLK frequency.

The main reason to use a non-SYSCLK source is for internal frequency measurement. In most applications, timer 2 runs off of SYSCLK.

4.7.4 XCLKOUT

It is sometimes necessary to observe a clock directly for debug and testing purposes. The external clock output (XCLKOUT) feature supports this by connecting a clock to an external pin, which can be GPIO16 or GPIO18. The available clock sources are PLLSYSCLK, PLLRAWCLK, SYSCLK, INTOSC1, INTOSC2, and XTAL.

To use XCLKOUT, first select the clock source using the CLKSRCCTL3 register. Next, select the desired output divider using the XCLKOUTDIVSEL register. Finally, connect GPIO16 or GPIO18 to mux channel 11 using the GPIO configuration registers.

4.7.5 Clock Connectivity

[Table 4-10](#) shows the clock connections sorted by the clock domain and [Table 4-11](#) shows the clock connections sorted by the module name.

Table 4-10. Clock Connections Sorted by Clock Domain

| Clock Domain | Module Name |
|-----------------|--------------------------|
| CPUCLK | FPU |
| | TMU |
| SYSCLK | ePIE |
| | Mx RAMs |
| | LSx RAMs |
| | Flash |
| | Boot ROM |
| | GPIO Input Sync and Qual |
| | WD |
| | XINT |
| | DCSM |
| | CPU |
| PLLSYSCLK | NMIWD |
| | Timer0 - 2 |
| | DCC0 |
| | ePWM1 - 7 |
| | eCAP1 - 3 |
| | eQEP1 - 2 |
| | ADCA, C |
| | CMPSS1 |
| | CMPSS_LITE2 - 4 |
| | I2CA - B |
| | CANA |
| | LINA |
| | MCANA |
| | PMBUSA |
| | HRCAL |
| | EPG |
| PERx.LSPCLK | SCIA - C |
| | SPIA |
| WDCLK (INTOSC1) | Watchdog Timer |

Table 4-11. Clock Connections Sorted by Module Name

| Module Name | Clock Domain |
|--------------------------|---------------------|
| ADCA, C | PERx.SYSCLK |
| Boot ROM | SYSCLK |
| CANA | PERx.SYSCLK |
| CMPSS1 | PERx.SYSCLK |
| CMPSS_LITE2 - 4 | PERx.SYSCLK |
| CPU | PLLSYSCLK |
| CPU Timers (0 - 2) | PERx.SYSCLK |
| DCC0 | PERx.SYSCLK |
| DCSM | SYSCLK |
| eCAP1 - 2 | PERx.SYSCLK |
| ePIE | SYSCLK |
| ePWM1 - 7 | PERx.SYSCLK |
| eQEP1 | PERx.SYSCLK |
| EPG | PERx.SYSCLK |
| Flash | SYSCLK |
| FPU | CPUCLK |
| GPIO Input Sync and Qual | SYSCLK |
| I2CA - B | PERx.SYSCLK |
| LSx RAMs | SYSCLK |
| Mx RAMs | SYSCLK |
| NMIWD | PLLSYSCLK |
| SCIA - C | PERx.LSPCLK |
| SPIA | PERx.LSPCLK |
| TMU | CPUCLK |
| Watchdog Timer | WDCLK (INTOSC1) |

4.7.6 Clock Source and PLL Setup

The needs of the application are what ultimately determine the clock configuration. Specific concerns such as application performance, power consumption, total system cost, and EMC are beyond the scope of this document, but can provide answers to the following questions:

1. What is the desired CPU frequency?
2. Is CAN required?
3. What types of external oscillators or clock sources are available?

If CAN is required, an external clock source with a precise frequency must be used as a reference clock. Otherwise, use only INTOSC2 and avoid the need for more external components.

4.7.7 Using an External Crystal or Resonator

The X1 and X2 pins double as GPIO19 and GPIO18. At power-up, these pins are in GPIO mode and the on-chip crystal oscillator is powered off. The following procedure can be used to switch the pins to X1 and X2 mode and enable the oscillator:

1. Clear the XTALCR.OSCOFF bit.
2. Wait for the crystal to power up. 1ms is the typical wait time but this depends on the crystal that is being used.
3. Clear the X1 counter by writing a 1 to X1CNT.CLR and keep clearing until the X1 counter value in the X1CNT register is no longer saturated 2047 (0x7FF).
4. Wait for the X1 counter value in the X1CNT register to reach 2047 (0x7FF). Repeat steps 3-4 three additional times.
5. Select XTAL as the OSCCLK source by writing a 1 to CLKSRCCTL1.OSCCLKSRCSEL.
6. Check the MCLKSTS bit in the MCDCR register. If the bit set, the oscillator has not finished powering up, and more time is required:
 - a. Clear the missing clock status by writing a 1 to MCDCR.MCLKCLR.
 - b. Repeat steps 2-7. Do not reset the device. Doing so powers down the oscillator, which requires the procedure to be restarted from step 1.
 - c. If the oscillator has not finished powering up in 10 milliseconds, there is a real clock failure.
7. If MCDCR.MCLKSTS is clear, the oscillator startup is a success. The system clock is now derived from XTAL.

4.7.8 Using an External Oscillator

The procedure for using an external oscillator connected to the X1 pin is similar to the procedure for using a crystal or resonator:

1. Clear the XTALCR.OSCOFF bit.
2. Set the XTALCR.SE bit to enable single-ended mode.
3. Clear the X1 counter by writing a 1 to X1CNT.CLR and keep clearing until the X1 counter value in the X1CNT register is no longer saturated 2047 (0x7FF).
4. Wait for the X1 counter value in the X1CNT register to reach 2047 (0x7FF).
5. Repeat steps 3-4 three additional times.
6. Select XTAL as the OSCCLK source by writing a 1 to CLKSRCCTL1.OSCCLKSRCSEL.
7. Check the MCLKSTS bit in the MCDCR register. If the bit set, either the external oscillator or the device has failed.
8. If MCLKSTS is clear, the switch to the external clock is a success. The system clock is now derived from XTAL.

4.7.9 Using an External Resistor (ExtR) With Internal Oscillator

INTOSC2 starts up in internal resistor mode. To enable the use of a precision external resistor, use the following steps:

1. Switch OSCCLKSRC source to INTOSC1 by setting CLKSRCCTL1.OSCCLKSRCSEL, followed by necessary delay for clock transition
2. Use driverlib function "ASysCtl_setExtRCounterDelay(ASYSCTL_EXTR_COUNTER_DELAY_2048);;" to set required clock transition time.
3. Enable ExtR mode using driverlib function "SysCtl_SetIntOSC2_Mode(SYSCONTROL_INTOSC2_MODE_EXTR);", followed by a delay of 10000 cycles (can use "SysCtl_delay(10000U);;" function from driverlib to achieve a total 50009 cycles and provide additional buffer time).
4. Wait until "ASysCtl_getExtROscStatus()" equals "ASYSCTL_EXTR_ENABLE_COMPLETE"
5. Switch OSCCLKSRC source back to INTOSC2 by setting CLKSRCCTL1.OSCCLKSRCSEL, followed by necessary delay for clock transition

After the steps above are completed, INTOSC2 uses the ExtR. Actions such as PLL locking must be initiated after all steps and included settling delays are complete.

4.7.10 Choosing PLL Settings

The equation shown in [Figure 4-6](#) can be used to configure the PLL.

IMULT is the integer value of the multiplier.

REFDIV is the reference divider for the OSCCLK.

ODIV is the output divider of the PLLRAWCLK.

PLLSYSCLKDIV is the system clock divider.

For the permissible values of the multipliers and dividers, see the documentation for the respective registers.

Many combinations of multiplier and divider can produce the same output frequency. However, the product of the reference clock frequency and the multiplier (known as the VCO frequency) must be in the range specified in the device data sheet.

Note

The system clock frequency (PLLSYSCLK) can not exceed the limit specified in the device data sheet.
This limit does not allow for oscillator tolerance.

4.7.11 System Clock Setup

Once the application requirements are understood, a specific clock configuration can be determined. The default configuration is for INTOSC2 to be used as the system clock (PLLSYSCLK) with a divider of 1. The following procedure can be used to set up the desired application configuration:

Refer to your device `SysCtl_SetClock()` function inside C2000Ware installation for an example.

Recommended sequence to set up the system PLL:

1. Bypass the PLL by clearing `SYSPLLCTL1[PLLCLKEN]`. Allow at least 60 NOP instructions for this to take effect.
2. Power down the PLL by writing to `SYSPLLCTL1.PLLEN = 0` and allow at least 60 NOP instructions for this to take effect.
3. Select the reference clock source (OSCCLK) by writing to `CLKSRCCTL1.OSCCLKSRCSEL`. Allow at least 300 NOP instructions for this to take effect.
4. Set the system clock divider to /1 to make sure the fastest PLL configuration by clearing `SYSLKDIVSEL[PLLSYSCLKDIV]`.
5. Set the IMULT, REFDIV, and ODIV simultaneously by writing 32-bit value in `SYSPLLMULT` at once. This automatically enables the PLL. Be sure the settings for the multiplier and dividers do not violate the frequency specifications as defined in the device data sheet.
6. Wait for PLL to lock by polling for lock status bit to go high (`SYSPLLSTS.LOCKS = 1`).
7. Configure DCC with reference clock as OSCCLK and clock under measurement as PLLRAWCLK, and verify the frequency of the PLL. If the frequency is out of range, do not enable PLLRAWCLK as SYSCLK, stop here and troubleshoot. Refer to [Chapter 8](#) for more information on the configuration and usage.
8. Switch to the PLL as the system clock by setting `SYSPLLCTL1[PLLCLKEN]`.

Note

1. SYSPLL must be bypassed and powered down manually before changing the OSCCLK source.
 2. At least 60 CPU clock cycles delay is needed after bypassing PLL, that is, `SYSPLLCTL1.PLLCLKEN = 0`.
 3. At least 60 CPU clock cycles delay is needed after PLL is powered down, that is, `SYSPLLCTL1.PLLEN = 0`.
 4. At least 300 CPU clock cycles delay is needed after OSSCLK source is changed.
 5. PLL SLIP bit is not supported. DCC can be used to check the validity of the PLL clock. This feature is included as part of `SysCtl_SetClock()` function inside C2000Ware.
-

4.7.12 SYS PLL Bypass

If the application requires the PLL clock to be bypassed from the system, then the application needs to configure `SYSPLLCTL1.PLLCLKEN = 0`. It takes up to 60 CPU clock cycles before the bypass is effective. In the meantime if `PLLSYSCLKDIV` is reduced to a lower value (for example from /2 to /1, /4 to /2, and so on), the device can be clocked above the maximum rated frequency and can lead to unpredictable device behavior. Hence, a delay of 60 CPU clock cycles is required after bypassing the PLL from the enable state, that is, going from `PLLCLKEN = 1` to `PLLCLKEN = 0`.

4.7.13 Clock (OSCCLK) Failure Detection

To achieve safety diagnostic, Missing Clock Detection (MCD) can be used.

[Table 4-12](#) lists the details.

Table 4-12. Clock Source (OSCCLK) Failure Detection

| Clock Failure Detection Circuitry | Clocks Detected | Time for Detection (in Cycles) | Limitations |
|-----------------------------------|------------------|--------------------------------|--------------------------------------|
| Missing Clock Detection (MCD) | INTOSC2, XTAL/X1 | 8192 INTOSC1 cycles | Cannot detect INTOSC1 clock failure. |

4.7.13.1 Missing Clock Detection

The missing clock detect (MCD) logic detects OSCCLK failure, using INTOSC1 as the reference clock source. This circuit only detects complete loss of OSCCLK and doesn't do any detection of frequency drift on the OSCCLK.

This circuit monitors the OSCLK (primary clock) using the 10MHz clock provided by the INTOSC1 (secondary clock) as a backup clock. This circuit functions as below:

1. The primary clock (OSCCLK) clock keeps ticking a 7-bit counter (named as MCDPCNT). This counter is asynchronously reset with XRSn.
2. The secondary clock (INTOSC1) clock keeps ticking a 13-bit counter (named as MCDSCNT). This counter is asynchronously reset with XRSn.
3. Each time MCDPCNT overflows, the MCDSCNT counter is reset. Thus, if OSCCLK is present or not slower than INTOSC1 by a factor of 64, MCDSCNT never overflows.
4. If OSCCLK stops for some reason or is slower than INTOSC1 by at least a factor of 64, the MCDSCNT overflows and a missing clock condition is detected on OSCCLK.
5. The above check is continuously active, unless the MCD is disabled using MCDCR register (by making the MCLKOFF bit 1)
6. If the circuit ever detects a missing OSCCLK, the following occurs:
 - The MCDSTS flag is set
 - The MCDSCNT counter is frozen to prevent further missing clock detection
 - The CLOCKFAIL signal goes high, which generates TRIP events to PWM modules and fires NMIs to CPU1.NMIWD.
 - PLL is forcefully bypassed and OSCCLK source is switched to INTOSC1 (New, System Clock Frequency = INTOSC1 Freq 10MHz)/SYSDIV). In the meantime when the clock switches to INTOSC1, the System runs on PLL limp Clock.
 - SYSPLLMULT.IMULT is zeroed out automatically in this case.
 - While the MCDSTS bit is set, the OSCCLKSRCSEL bits have no effect and OSCCLK is forcefully connected to INTOSC1.
 - PLLRAWCLK going to the system is switched to INTOSC1 automatically
7. If the MCLKCLR bit is written (this is a W=1 bit), MCDSTS bit is cleared and OSCCLK source is decided by the OSCCLKSRCSEL bits. Writing to MCLKCLR also clears the MCDPCNT and MCDSCNT counters to allow the circuit re-evaluate missing clock detection. If user wants to lock the PLL after missing clock detection, switch the clock source to INTOSC1 (using OSCCLKSRCSEL register), do a MCLKCLR and re-lock the PLL.
8. The MCD is enabled at power up.

[Figure 4-13](#) shows the missing clock logic functional flow.




Figure 4-13. Missing Clock Detection Logic

Note

On a complete clock failure when OSCCLK is dead, it may take a maximum time of 8192 INTOSC1 cycles (that is, 0.8192ms) before the CLOCKFAIL signal goes high, after which:

- NMI is generated
- OSCCLK is switched to INTOSC1
- PWM Trip happens

4.8 32-Bit CPU Timers 0/1/2

This section describes the three 32-bit CPU timers (TIMER0/1/2) shown in [Figure 4-14](#). Timer0 and Timer1 can be used in user applications. Timer2 is reserved for real-time operating system uses (for example, TI-RTOS). If the application is not using an operating system that utilizes this timer, then Timer2 can be used in the application. timer interrupt signals (TINT0, TINT1, TINT2) are connected as shown in [Figure 4-15](#).





Figure 4-14. CPU Timers



- The timer registers are connected to the memory bus of the C28x processor.
- The CPU timers are synchronized to SYSCLKOUT.

Figure 4-15. CPU Timer Interrupt Signals and Output Signal

The general operation of a CPU timer is as follows:

- The 32-bit counter register, TIMH:TIM, is loaded with the value in the period register PRDH:PRD
- The counter decrements once every $(TPR[TDDRH:TDDR]+1)$ SYSCLK cycles, where TDDRH:TDDR is the timer divider.
- When the counter reaches 0, a timer interrupt output signal generates an interrupt pulse.

The registers listed in [Section 4.15](#) are used to configure the timers.

4.9 Watchdog Timer

The watchdog module consists of an 8-bit counter sourced by a prescaled clock (WDCLK, which is connected to INTOSC1). When the counter reaches the maximum value, the module generates an output pulse 512 WDCLKs wide. This pulse can generate an interrupt or a reset. The CPU must periodically write a 0x55 + 0xAA sequence into the watchdog key register to reset the watchdog counter. The counter can also be disabled.

The counter's clock is divided down from WDCLK by two dividers. The prescaler is adjustable from /1 to /64 in powers of two. The pre-divider defaults to /512 for backwards compatibility, but is adjustable from /2 to /4096 in powers of two. This allows a wide range of timeout values for safety-critical applications.

Figure 4-16 shows the various functional blocks within the watchdog module.




Figure 4-16. Watchdog Timer Module

4.9.1 Servicing the Watchdog Timer

The watchdog counter (WDCNTR) is reset when the proper sequence is written to the WDKEY register before the 8-bit watchdog counter overflows. The WDCNTR is reset-enabled when a value of 0x55 is written to the WDKEY. When the next value written to the WDKEY register is 0xAA, then the WDCNTR is reset. Any value written to the WDKEY other than 0x55 or 0xAA causes no action. Any sequence of 0x55 and 0xAA values can be written to the WDKEY without causing a system reset; only a write of 0x55 followed by a write of 0xAA to the WDKEY resets the WDCNTR.

The first action that enables the WDCNTR to be reset is shown in Step 3 in [Table 4-13](#). The WDCNTR is not actually reset until step 6. Step 8 again re-enables the WDCNTR to be reset and step 9 resets the WDCNTR. Step 10 again re-enables the WDCNTR to be reset. Writing the wrong key value to the WDKEY in step 11 causes no action, however the WDCNTR is no longer enabled to be reset and the 0xAA in step 12 now has no effect.

If the watchdog is configured to reset the device, then a WDCR overflow or writing the incorrect value to the WDCR[WDCHK] bits resets the device and set the watchdog flag (WDRSn) in the reset cause register (RESC). After a reset, the program can read the state of this flag to determine whether the reset was caused by the watchdog. After doing this, the program can clear WDRSn to allow subsequent watchdog resets to be detected. Watchdog resets are not prevented when the flag is set.

Table 4-13. Example Watchdog Key Sequences

| Step | Value Written to WDKEY | Result |
|------|------------------------|---|
| 1 | 0xAA | No action |
| 2 | 0xAA | No action |
| 3 | 0x55 | WDCNTR is enabled to be reset if next value is 0xAA. |
| 4 | 0x55 | WDCNTR is enabled to be reset if next value is 0xAA. |
| 5 | 0x55 | WDCNTR is enabled to be reset if next value is 0xAA. |
| 6 | 0xAA | WDCNTR is reset. |
| 7 | 0xAA | No action |
| 8 | 0x55 | WDCNTR is enabled to be reset if next value is 0xAA. |
| 9 | 0xAA | WDCNTR is reset. |
| 10 | 0x55 | WDCNTR is enabled to be reset if next value is 0xAA. |
| 11 | 0x32 | Improper value written to WDKEY. No action, WDCNTR no longer enabled to be reset by next 0xAA. |
| 12 | 0xAA | No action due to previous invalid value. |
| 13 | 0x55 | WDCNTR is enabled to be reset if next value is 0xAA. |
| 14 | 0xAA | WDCNTR is reset. |

4.9.2 Minimum Window Check

To complement the timeout mechanism, the watchdog also contains an optional "windowing" feature that requires a minimum delay between counter resets. This can help protect against error conditions that bypass large parts of the normal program flow but still include watchdog handling.

To set the window minimum, write the desired minimum watchdog count to the WDWCR register. This value takes effect after the next WDKEY sequence. From then on, any attempt to service the watchdog when WDCNTR is less than WDWCR triggers a watchdog interrupt or reset. When WDCNTR is greater than or equal to WDWCR, the watchdog can be serviced normally.

At reset, the window minimum is zero, which disables the windowing feature.

4.9.3 Watchdog Reset or Watchdog Interrupt Mode

The watchdog can be configured in the SCSR register to either reset the device (\overline{WDRST}) or assert an interrupt (\overline{WDINT}), if the watchdog counter reaches the maximum value. The behavior of each condition is:

- Reset mode:** If the watchdog is configured to reset the device, then the \overline{WDRST} signal pulls the device reset (XRS) pin low for 512 INTOSC1 cycles when the watchdog counter reaches the maximum value.
- Interrupt mode:** When the watchdog counter expires, an interrupt is asserted by driving the \overline{WDINT} signal low for 512 INTOSC1 cycles. The falling edge of \overline{WDINT} triggers a WAKEINT interrupt in the PIE if enabled. Because the PIE is edge-triggered, re-enabling the WAKEINT while \overline{WDINT} is active does not produce a duplicate interrupt.

To avoid unexpected behavior, software must not change the configuration of the watchdog while \overline{WDINT} is active. For example, changing from interrupt mode to reset mode while \overline{WDINT} is active immediately resets the device. Disabling the watchdog while \overline{WDINT} is active causes a duplicate interrupt if the watchdog is later re-enabled. If a debug reset is issued while \overline{WDINT} is active, the reset cause register (RESC) shows a watchdog reset. The WDINTS bit in the SCSR register can be read to determine the current state of \overline{WDINT} .

4.9.4 Watchdog Operation in Low Power Modes

In IDLE mode, the watchdog interrupt (\overline{WDINT}) signal can generate an interrupt to the CPU to take the CPU out of IDLE mode. As with any other peripheral, the watchdog interrupt triggers a WAKE interrupt in the PIE during IDLE mode. User software must determine which peripheral caused the interrupt.

Note: If the watchdog interrupt is used to wake-up from an IDLE low power mode condition, software must make sure that the \overline{WDINT} signal goes back high before attempting to reenter the IDLE mode. The \overline{WDINT} signal is held low for 512 INTOSC1 cycles when the watchdog interrupt is generated. The current state of \overline{WDINT} can be determined by reading the watchdog interrupt status bit (WDINTS) bit in the SCSR register. WDINTS follows the state of \overline{WDINT} by two SYSCLKOUT cycles.

In HALT mode, the internal oscillators and watchdog timer are kept active if the user sets CLKSRCCTL1.WDHALTI = 1. A watchdog reset can wake the system from HALT mode, but a watchdog interrupt cannot.

4.9.5 Emulation Considerations

The watchdog module behaves as follows under various debug conditions:

| | |
|----------------------------|--|
| CPU Suspended | When the CPU is suspended, the watchdog clock (WDCLK) is suspended. |
| Run-Free Mode | When the CPU is placed in run-free mode, then the watchdog module resumes operation as normal. |
| Real-Time Single-Step Mode | When the CPU is in real-time single-step mode, the watchdog clock (WDCLK) is suspended. The watchdog remains suspended even within real-time interrupts. |
| Real-Time Run-Free Mode | When the CPU is in real-time run-free mode, the watchdog operates as normal. |

4.10 Low-Power Modes

This device has HALT, IDLE, and STANDBY as clock-gating low-power modes.

All low-power modes are entered by setting the LPMCR register and executing the IDLE instruction. More information about this instruction can be found in the [TMS320C28x CPU and Instruction Set Reference Guide](#).

Low-power modes should not be entered into while a Flash program or erase operation is ongoing. Entering HALT stops all CPU and peripheral activities. This includes active transmissions and control algorithms. When preparing to enter HALT mode, the application should make sure that the system is prepared to enter a period of inactivity.

Before entering HALT mode check the value of the GPIODAT register of the pin selected for HALT wake-up (GPIOLOPMSEL0/1) prior to entering the low-power mode to make sure that the wake event has not already been asserted.

4.10.1 Clock-Gating Low-Power Modes

IDLE and HALT modes on this device are similar to those on other C28x devices. [Table 4-14](#) describes the effect on the system when any of the clock-gating low-power modes are entered.

Table 4-14. Effect of Clock-Gating Low-Power Modes on the Device

| Modules/ Clock Domain | IDLE | STANDBY | HALT |
|---|---------|---------|--|
| SYSCLK | Active | Gated | Gated |
| CPUCLK | Gated | Gated | Gated |
| Clock to modules connected to PERx.SYSCLK | Active | Gated | Gated |
| WDCLK | Active | Active | Gated if CLKSRCCTL1.WDHALTI = 0 |
| PLL | Powered | Powered | Software must power down PLL before entering HALT. |
| INTOSC1 | Powered | Powered | Powered down if CLKSRCCTL1.WDHALTI = 0 |
| INTOSC2 | Powered | Powered | Powered down if CLKSRCCTL1.WDHALTI = 0 |
| Flash ⁽¹⁾ | Powered | Powered | Powered |
| XTAL ⁽²⁾ | Powered | Powered | Powered |

- (1) The Flash module is not powered down by hardware in any LPM. It may be powered down using software if required by the application. For more information, see the *Flash Module* chapter.
- (2) The XTAL is not powered down by hardware in any LPM. It may be powered down by software setting the XTALCR.OSCOFF bit to 1. This can be done at any time during the application if the XTAL is not required.

4.10.2 IDLE

IDLE is a standard feature of the C28x CPU. In this mode, the CPU clock is gated while all peripheral clocks are left running. IDLE can thus be used to conserve power while a CPU is waiting for peripheral events.

Any enabled interrupt wakes up the CPU from IDLE mode.

To enter IDLE mode, set LPMCR.LPM to 0x0 and execute the IDLE instruction.

The CPU resumes normal operations upon any enabled interrupt event.

4.10.3 STANDBY

STANDBY is a more aggressive low-power mode that gates both the CPU clock and any peripheral clocks derived from the CPU's SYSCLK. The watchdog, however, is left active. STANDBY is best designed for an application where the wake-up signal comes from an external system (or CPU subsystem) rather than a peripheral input.

An NMI (or optionally, a watchdog interrupt or a configured GPIO) can wake the CPU from STANDBY mode. Each GPIO can be configured to wake the CPU when the GPIOs are driven active-low. Upon wakeup, the CPU receives the WAKEINT interrupt if configured.

To enter STANDBY mode:

1. Set LPMCR.LPM to 0x1.
2. Enable the WAKEINT interrupt in the PIE.
3. For watchdog interrupt wakeup, set LPMCR.WDINTE to 1 and configure the watchdog to generate interrupts.
4. For GPIO wakeup, set GPIOLOPMSEL0 and GPIOLOPMSEL1 to connect the chosen GPIOs to the LPM module, and set LPMCR.QUALSTDBY to select the number of OSCCLK cycles for input qualification.
5. Execute the IDLE instruction to enter STANDBY.

To wake up from STANDBY mode:

1. Configure the desired GPIO to trigger the wakeup.
2. Drive the selected GPIO signal low; the signal must remain low for the number of OSCCLK cycles specified in the QUALSTDBY bits in the LPMCR register. If the signal is sampled high during this period, the count restarts.

At the end of the qualification period, the PLL enables the CLKIN to the CPU and the WAKEINT interrupt is latched in the PIE block.

The CPU is now out of STANDBY mode and can resume normal execution.

4.10.4 HALT

HALT is a global low-power mode that gates almost all system clocks and allows for power-down of oscillators and analog blocks.

Unlike on other C2000™ devices, HALT mode does not automatically power down the XTAL upon HALT entry. Additionally, if the XTAL is not powered on, waking up from HALT mode does not automatically power on the XTAL. The XTALCR.OSCOFF bit has been added to power on and off the XTAL circuitry when not needed through application software.

For applications that require minimal power consumption during HALT mode, application software must power off the XTAL prior to entering HALT. If the OSCCLK source is configured to be XTAL, the application must first switch the OSSCLK source to INTOSC1 or INTOSC2 prior to setting XTALCR.OSCOFF.

Each GPIO can be configured to wake up the system from HALT. No other wakeup option is available. However, the watchdog timer can still be clocked and can be configured to produce a watchdog reset if a timeout mechanism is needed. On wakeup, the CPU receives a WAKEINT interrupt.

To enter HALT mode:

1. Enable the WAKEINT interrupt in the PIE.
2. Set LPMCR.LPM to 0x2. Set GPIO_LPMSEL0 and GPIO_LPMSEL1 to connect the chosen GPIOs to the LPM module.
3. Set CLKSRCCTL1.WDHALTI to 1 to keep the watchdog timer active and INTOSC1 and INTOSC2 powered up in HALT.
4. Set CLKSRCCTL1.WDHALTI to 0 to disable the watchdog timer and power down INTOSC1 and INTOSC2 in HALT.
5. Execute the IDLE instruction to enter HALT.

If an interrupt or NMI is received while the IDLE instruction is in the pipeline, the system begins executing the WAKEINT ISR. After HALT wakeup, ISR execution resumes where execution left off.

Note

Before entering HALT mode, if the system PLL is locked (SYSPLL.LOCKS = 1), the PLL must also be connected to the system clock (PLLCTL1.PLLCLKEN = 1). Otherwise, the device never wakes up.

To wake up from HALT mode:

1. Drive the selected GPIO low for a minimum 5µs. This activates the WAKEINT PIE interrupt.
2. Drive the wake-up GPIO high again to initiate the powering up of the SYSPLL
3. Wait 16µs plus 1024 OSCLK cycles to allow the PLLs to lock and the WAKEINT ISR to be latched.
4. Execute the WAKEINT ISR.

The device is now out of HALT mode and can resume normal execution.

4.11 Memory Controller Module

On this device, the M0, M1, and LSx RAMs are dedicated to the CPU.

All these RAMs are highly configurable to achieve control for write access and fetch access from different masters. All dedicated RAMs are enabled with the ECC feature (both data and address) and shared RAMs are enabled with the parity feature (both data and address). Some of the dedicated memories are secure memory as well. Refer to [Chapter 6](#) for more details. Each RAM has a controller that takes care of the access protection/security related checks and ECC/Parity features for that RAM. [Figure 4-17](#) shows the configuration of these RAMs.




Figure 4-17. Memory Architecture

4.11.1 Functional Description

This section further defines and discusses the dedicated and shared RAMs on this device.

4.11.1.1 Dedicated RAM (Mx RAM)

This device has two dedicated RAM blocks: M0 and M1. M0 and M1 memories are small blocks of memory which are tightly coupled with the CPU. Only the CPU has access to these memories. No other masters have access to these memories.

All dedicated RAMs have the ECC feature.

4.11.1.2 Local Shared RAM (LSx RAM)

Local shared RAMs (LSx RAMs) are secure memories and have Parity. These memories are dedicated to the CPU.

4.11.1.3 Access Protection

All RAM blocks except for M0/M1 have different levels of protection. This feature allows the user to enable or disable specific access to individual RAM blocks from individual masters. There is no protection for read accesses, hence reads are always allowed from all the masters which have access to that RAM block.

The following sections describe the different kinds of protection available for RAM blocks on this device.

Note

For debug accesses, all the protections are disabled.

4.11.1.3.1 CPU Fetch Protection

Fetch accesses from the CPU can be protected by setting the FETCHPROTx bit of the specific register to 1. If fetch access is done by the CPU to a memory where CPU fetch protection is enabled, a fetch protection violation occurs.

If a fetch protection violation occurs, the violation results in an ITRAP for the CPU. A flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred gets latched into the appropriate CPU fetch access violation address register.

4.11.1.3.2 CPU Write Protection

Write accesses from the CPU can be protected by setting the CPUWRPROTx bit of the specific register to 1. If write access is done by a CPU to memory where the write is protected, a write protection violation occurs.

If a write protection violation occurs, the write gets ignored, a flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred gets latched into the appropriate CPU write access violation address register. Also, an access violation interrupt is generated if enabled in the interrupt enable register.

4.11.1.3.3 CPU Read Protection

If a read protection violation occurs, a flag gets set in the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched in the appropriate CPU read access violation address register. Also, an access violation interrupt is generated, if enabled in the interrupt enable register.

4.11.1.4 Memory Error Detection, Correction, and Error Handling

These devices have memory error detection and correction features to satisfy safety standards requirements. These requirements warrant the addition of detection mechanisms for finite dangerous failures.

In this device, all dedicated RAMs support error correction code (ECC) protection and the shared RAMs have parity protection. The ECC scheme used is Single Error Correction Double Error Detection (SECDED). The parity scheme used is even parity. ECC/Parity covers the data bits stored in memory as well as address.

ECC/Parity calculation is done inside the memory controller module and calculated. ECC/Parity is written into the memory along with the data. ECC/Parity is computed for 16-bit data; hence, for each 32-bits of data, there are three 7-bit ECC codes (or 3-bit parity), two of the codes are for data and a third code for the address.

4.11.1.4.1 Error Detection and Correction

Error detection is done while reading the data from memory. The error detection is performed for data as well as address. For parity memory, only a single-bit error gets detected, whereas in case of ECC memory, along with a single-bit error, a double-bit error also gets detected. These errors are called correctable and uncorrectable errors. The following are characteristics of these errors:

- Parity errors are always uncorrectable errors
- Single-bit ECC errors are correctable errors
- Double-bit ECC errors are uncorrectable errors
- Address ECC errors are also uncorrectable errors

Correctable errors get corrected by the memory controller module and then correct data is given back as read data to the master. It is also written back into the memory to prevent a double-bit error due to another single-bit error at the same memory address.

4.11.1.4.2 Error Handling

For each correctable error, the count in the correctable error count register increments by one. When the value in this count register becomes equal to the value configured in the correctable error threshold register, an interrupt is generated to the CPU, if the interrupt is enabled in the correctable interrupt enable register. The user needs to configure the correctable error threshold register based on the system requirements. Also, the address for which the error occurred, gets latched into a register and a flag also gets set in a status register.

If there are uncorrectable errors, an NMI gets generated for the CPU. In this case also, the address for which the error occurred gets latched into a register, and a flag gets set in a status register.

Table 4-15 summarizes different error situations that can arise. These need to be handled appropriately in the software, using the status and interrupt indications provided.

Table 4-15. Error Handling in Different Scenarios

| Access Type | Error Found In | Error Type | Status Indication | Error Notification |
|-------------|---------------------------|--|--|--|
| Reads | Data read from memory | Uncorrectable Error (Single-bit error for Parity RAMs or Double bit Error for ECC RAMs) | Yes - CPU Read Error Address Register Data returned to CPU is incorrect | NMI for CPU access |
| Reads | Data read from memory | Single-bit error for ECC RAMs | Yes - CPU Read Error Address Register Increment single error counter | Interrupt when error counter reaches the user programmable threshold for single errors |
| Reads | Data read from PIE memory | Parity error | Yes - PIE Parity Error sets bit in MEM_CFG_REGS | Bit set in MEM_CFG_REGS |
| Reads | Address | Address error | Yes - CPU Read Address Error Register Data returned to CPU is incorrect | NMI to CPU for CPU access |

Note

In the case of an uncorrectable error during fetch on the CPU, there is the possibility of getting an ITRAP before an NMI exception, since garbage instructions enter into the CPU pipeline before the NMI gets generated.

During debug accesses, correctable as well as uncorrectable errors are masked.

4.11.1.5 Application Test Hooks for Error Detection and Correction

Since error detection and correction logic is part of safety critical logic, safety applications need to make sure that the logic is always working fine (during run time also). To enable this, a test mode is provided, in which a user can modify the data bits (without modifying the ECC/Parity bits) or ECC/Parity bits directly. Using this feature, an ECC/Parity error can be injected into data.

Note

The memory-map for ECC/Parity bits and data bits are the same. The user must choose a different test mode to access ECC/Parity bits. In test mode, all access to memories (data as well as ECC/Parity) must be done as 32-bit access only.

Table 4-16 and **Table 4-17** show the bit mapping for the ECC/Parity bits when the bits are read in RAMTEST mode using the respective addresses.

Table 4-16. Mapping of ECC Bits in Read Data from ECC/Parity Address Map

| Data Bits Location in Read Data | Content (ECC Memory) |
|---------------------------------|------------------------------------|
| 6:0 | ECC Code for lower 16 bits of data |
| 7 | Not Used |
| 14:8 | ECC Code for upper 16 bits of data |
| 15 | Not Used |
| 22:16 | ECC Code for address |
| 31:23 | Not Used |

Table 4-17. Mapping of Parity Bits in Read Data from ECC/Parity Address Map

| Data Bits Location in Read Data | Content (Parity Memory) |
|---------------------------------|----------------------------------|
| 0 | Parity for lower 16 bits of data |
| 7:1 | Not Used |
| 8 | Parity for upper 16 bits of data |
| 15:9 | Not Used |
| 16 | Parity for address |
| 31:17 | Not Used |

4.11.1.6 RAM Initialization

To make sure that read/fetch from uninitialized RAM locations do not cause ECC or parity errors, the RAM_INIT feature is provided for each memory block. Using this feature, any RAM block can be initialized with 0x0 data and respective ECC/Parity bits accordingly. This can be initiated by setting the INIT bit to 1 for the specific RAM block in INIT registers. To check the status of RAM initialization, software can poll for the INITDONE bit for that RAM block in the INITDONE register to be set. Unless this bit gets set, no access must be made to that RAM memory block.

Note

None of the masters can access the memory while initialization is taking place. If memory is accessed before RAMINITDONE is set, the memory read/write as well as initialization does not happen correctly.

4.12 JTAG

Gel files perform certain initialization tasks. This helps the users in a debug environment. However, when executed standalone (without the emulator connected) the application can not work as expected, since there is no gel file to perform those initializations. For example, gel file disables watchdog. If user code does not service the watchdog in the application (or fails to disable the watchdog), there is a difference in how the application behaves with the debugger and without the debugger.

Common tasks performed by the gel files (but not boot-ROM):

- On Reset:
 - Disable Flash ECC on some devices.
 - Disabling ECC only when using Flash API functions, see the Flash API User Guide for details.
Otherwise, TI suggests to always program ECC and enable ECC-check.
 - Disable Watchdog
 - Enable CLA clock
 - Select real-time mode or C28x mode
- On Restart:
 - Select real-time mode or C28x mode
 - Clear IER and IFR
- On Target Connect:
 - Select real-time mode or C28x mode

For more information, see [C2000 MCU JTAG Connectivity Debug Application Note](#).

4.12.1 JTAG Noise and TAP_STATUS

The TAP_STATUS register reflects the status of the JTAG TAP at any given time. Normally when no JTAG is connected to the device, the status can be IDLE. In some cases with excessive PCB noise, there can be unwanted TMS and TCK toggles that take JTAG out of the IDLE state. When persistent, this can ultimately lead to unwanted activation of the JTAG Boundary Scan or some other JTAG mode that can interfere with the intended application. To avoid this scenario, place strong enough pull resistors on the board to prevent noise from activating JTAG. As a debug tool, the TAP_STATUS register can be polled by the application code to detect if this is a cause of device disturbance. The SOFTPRES40[JTAG_nTRST] register can also be used to reset the JTAG TAP through software. Use this reset register with caution, as this prevents connecting a debugger unless the code qualifies writes to this register with some other GPIO state or other means to distinguish between noise and debugger accesses.

4.13 System Control Register Configuration Restrictions

Memory-mapped registers in the System Control operate on INTOSC1 clock domain; hence, any CPU writes to these registers requires a delay between subsequent writes otherwise a second write can be lost. The application needs to take this into consideration and add a delay in terms of the number of NOP instructions after every write to these registers that are mentioned in [Table 4-18](#). The formula to compute delay between subsequent writes:

$$\text{Delay (in SYSCLK cycles)} = 3 \times (\text{F}_{\text{SYSCLK}} \div \text{F}_{\text{INTOSC1}}) + 9$$

For Example - For SYSCLK = 100MHz

$$\text{Delay (in SYSCLK cycles)} = 3 \times (100\text{MHz} \div 10\text{MHz}) + 9 = 39 \text{ SYSCLK cycles}$$

Table 4-18. System Control Registers Impacted

| Registers requiring delay after every write |
|---|
| CLBCLKCTL |
| PERCLKDIVSEL |
| SYSCLKDIVSEL |
| SYSPLLCTL1 |
| SYSPLLMULT |
| WDCR |
| XCLKOUTDIVSEL |
| XTALCR |
| CLKSRCCTL1 |
| CLKSRCCTL2 |
| CLKSRCCTL3 |
| CPU1TMR2CTL (TMR2CLKCTL) |

4.14 Software

4.14.1 SYSCTL Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/sysctl

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

4.14.1.1 Missing clock detection (MCD)

FILE: sysctl_ex1_missing_clock_detection.c

This example demonstrates the missing clock detection functionality and the way to handle it. Once the MCD is simulated by disconnecting the OSCCLK to the MCD module an NMI would be generated. This NMI determines that an MCD was generated due to a clock failure which is handled in the ISR.

Before an MCD the clock frequency would be as per device initialization (120Mhz). Post MCD the frequency would move to 10Mhz or INTOSC1.

The example also shows how we can lock the PLL after missing clock detection, by first explicitly switching the clock source to INTOSC1, resetting the missing clock detect circuit and then re-locking the PLL. Post a re-lock the clock frequency would be 120Mhz but using the INTOSC1 as clock source.

External Connections

- None.

Watch Variables

- *fail* - Indicates that a missing clock was either not detected or was not handled correctly.
- *mcd_clkfail_isr* - Indicates that the missing clock failure caused an NMI to be triggered and called an the ISR to handle it.
- *mcd_detect* - Indicates that a missing clock was detected.
- *result* - Status of a successful handling of missing clock detection

4.14.1.2 XCLKOUT (External Clock Output) Configuration

FILE: sysctl_ex2_xclkout_config.c

This example demonstrates how to configure the XCLKOUT pin for observing internal clocks through an external pin, for debugging and testing purposes.

In this example, we are using INTOSC1 as the XCLKOUT clock source and configuring the divider as 8.
Expected frequency of XCLKOUT = (INTOSC1 freq)/8 = 10/8 = 1.25MHz

View the XCLKOUT on GPIO16 using an oscilloscope.

4.14.2 TIMER Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/timer

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

4.14.2.1 CPU Timers

FILE: timer_ex1_cputimers.c

This example configures CPU Timer0, 1, and 2 and increments a counter each time the timer asserts an interrupt. In order to migrate the project within syscfg to any device, click the switch button under the device view and select your corresponding device to migrate, saving the project will auto-migrate your project settings.

External Connections

- None

Watch Variables

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

4.14.2.2 CPU Timers

FILE: timer_ex1_cputimers_sysconfig.c

This example configures CPU Timer0, 1, and 2 and increments a counter each time the timer asserts an interrupt.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

Watch Variables

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

4.14.3 MEMCFG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/memcfg

Cloud access to these examples is available at the following link: dev.ti.com C2000Ware Examples.

4.14.3.1 Correctable & Uncorrectable Memory Error Handling

FILE: memcfg_ex1_error_handling.c

This example demonstrates error handling in case of various erroneous memory read/write operations. Error handling in case of CPU read/write violations, correctable & uncorrectable memory errors has been demonstrated. Correctable memory errors & violations can generate SYS_INT interrupt to CPU while uncorrectable errors lead to NMI generation.

External Connections

- None

Watch Variables

- *testStatusGlobal* - Equivalent to *TEST_PASS* if test finished correctly, else the value is set to *TEST_FAIL*
- *errCountGlobal* - Error counter

4.14.4 INTERRUPT Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/interrupt

Cloud access to these examples is available at the following link: dev.ti.com C2000Ware Examples.

4.14.4.1 External Interrupts (ExternalInterrupt)

FILE: interrupt_ex1_external.c

This program sets up GPIO0 as XINT1 and GPIO1 as XINT2. Two other GPIO signals are used to trigger the interrupt (GPIO10 triggers XINT1 and GPIO11 triggers XINT2). The user is required to externally connect these signals for the program to work properly.

XINT1 input is synced to SYSCLKOUT.

XINT2 has a long qualification - 6 samples at 510*SYSCLKOUT each.

GPIO16 will go high outside of the interrupts and low within the interrupts. This signal can be monitored on a scope.

Each interrupt is fired in sequence - XINT1 first and then XINT2

External Connections

- Connect GPIO10 to GPIO0. GPIO0 will be assigned to XINT1
- Connect GPIO11 to GPIO1. GPIO1 will be assigned to XINT2

Monitor GPIO16 with an oscilloscope. GPIO16 will be high outside of the ISRs and low within each ISR.

Watch Variables

- xint1Count for the number of times through XINT1 interrupt
- xint2Count for the number of times through XINT2 interrupt
- loopCount for the number of times through the idle loop

4.14.4.2 Multiple interrupt handling of I2C, SCI & SPI Digital Loopback

FILE: interrupt_ex2_with_i2c_sci_spi_loopback.c

This program is used to demonstrate how to handle multiple interrupts when using multiple communication peripherals like I2C, SCI & SPI Digital Loopback all in a single example. The data transfers would be done with FIFO Interrupts.

It uses the internal loopback test mode of these modules. Both the TX and RX FIFOs and their interrupts are used. Other than boot mode pin configuration, no other hardware configuration is required.

A stream of data is sent and then compared to the received stream. The sent data looks like this for I2C and SCI:

0000 0001
0001 0002
0002 0003

....
00FE 00FF
00FF 0000
etc..

The sent data looks like this for SPI:

0000 0001
0001 0002
0002 0003

....
FFFE FFFF
FFFF 0000
etc..

This pattern is repeated forever.

External Connections

- None

Watch Variables

- *sDatai2cA* - Data to send through I2C
- *rDatai2cA* - Received I2C data
- *rDataPoint* - Used to keep track of the last position in the receive I2C stream for error checking
- *sDataspiA* - Data to send through SPI
- *rDataspiA* - Received SPI data
- *rDataPointspiA* - Used to keep track of the last position in the receive SPI stream for error checking
- *sDatasciA* - SCI Data being sent
- *rDatasciA* - SCI Data received

- *rDataPointA* - Keep track of where we are in the SCI data stream. This is used to check the incoming data

4.14.4.3 CPU Timer Interrupt Software Prioritization

FILE: interrupt_ex3_sw_prioritization.c

This examples demonstrates the software prioritization of interrupts through CPU Timer Interrupts. Software prioritization of interrupts is achieved by enabling interrupt nesting.

In this device, hardware priorities for CPU Timer 0, 1 and 2 are set as timer 0 being highest priority and timer 2 being lowest priority. This example configures CPU Timer0, 1, and 2 priority in software with timer 2 priority being highest and timer 0 being lowest in software and prints a trace for the order of execution.

For most applications, the hardware prioritizing of the interrupts is sufficient. For applications that need custom prioritizing, this example illustrates how this can be done through software. User specific priorities can be configured in *sw_prioritized_isr_level.h* header file.

To enable interrupt nesting, following sequence needs to followed in ISRs. **Step 1:** Set the global priority: Modify the IER register to allow CPU interrupts with a higher user priority to be serviced. Note: at this time IER has already been saved on the stack. **Step 2:** Set the group priority: (optional) Modify the appropriate PIEIERx register to allow group interrupts with a higher user set priority to be serviced. Do NOT clear PIEIER register bits from another group other than that being serviced by this ISR. Doing so can cause erroneous interrupts to occur. **Step 3:** Enable interrupts: There are three steps to do this: a. Clear the PIEACK bits b. Wait at least one cycle c. Clear the INTM bit. **Step 4:** Run the main part of the ISR **Step 5:** Set INTM to disable interrupts. **Step 6:** Restore PIEIERx (optional depending on step 2) **Step 7:** Return from ISR

Refer to below link on more details on Interrupt nesting in C28x devices:

<C2000Ware>\docs\c28x_interrupt_nesting\html\index.html

External Connections

- None

Watch Variables

- *traceISR* - shows the order in which ISRs are executed.

4.14.4.4 EPWM Real-Time Interrupt

FILE: interrupt_ex4_epwm_realtime_interrupt.c

This example configures the ePWM1 Timer and increments a counter each time the ISR is executed. ePWM interrupt can be configured as time critical to demonstrate real-time mode functionality and real-time interrupt capability.

The example uses 2 LEDs - LED1 is toggled in the main loop and LED2 is toggled in the EPWM Timer Interrupt. FREE_SOFT bits and DBGIER.INT3 bit must be set to enable ePWM1 interrupt to be time critical and operational in real time mode after halt command

How to run the example?

- Add the watch variables as mentioned below and enable Continuous Refresh.
- Enable real-time mode (Run->Advanced->Enable Silicon Real-time Mode)
- Initially, the DBGIER register is set to 0 and the EPWM emulation mode is set to EPWM_EMULATION_STOP_AFTER_NEXT_TB (FREE_SOFT = 0)
- When the application is running, you will find both LEDs toggling and the watch variables EPwm1TimerIntCount, EPwm1Regs.TBCTR getting updated.
- When the application is halted, both LEDs stop toggling and the watch variables remain constant. EPWM counter is stopped on debugger halt.
- To enable EPWM counter run during debugger halt, set emulation mode as EPWM_EMULATION_FREE_RUN (FREE_SOFT = 2). You will find EPwm1Regs.TBCTR is running, but EPwm1TimerIntCount remains constant. This means, the EPWM counter is running, but the ISRs are not getting serviced.

- To enable real-time interrupts, set DBGIER.INT3 = 1 (EPWM1 interrupt is part of PIE Group 3). You will find that the EPwm1TimerIntCount is incrementing and the LED starts toggling. The EPWM ISR is getting serviced even during a debugger halt.

For more details, watch this video : [C2000 Real-Time Features](#)

External Connections

- None

Watch Variables

- EPwm1TimerIntCount - EPWM1 ISR counter
- EPwm1Regs.TBCTR.TBCTR - EPWM1 Time Base counter
- EPwm1Regs.TBCTL.FREE_SOFT - Set this to 2 to enable free run
- DBGIER.INT3 - Set to 1 to enable real time interrupt

4.14.5 LPM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/lpm

Cloud access to these examples is available at the following link: dev.ti.com [C2000Ware Examples](#).

4.14.5.1 Low Power Modes: Device Idle Mode and Wakeup using GPIO

FILE: lpm_ex1_idlewake_gpio.c

This example puts the device into IDLE mode and then wakes up the device from IDLE using XINT1 which triggers on a falling edge of GPIO0.

The GPIO0 pin must be pulled from high to low by an external agent for wakeup. GPIO0 is configured as an XINT1 pin to trigger an XINT1 interrupt upon detection of a falling edge.

Initially, pull GPIO0 high externally. To wake device from IDLE mode by triggering an XINT1 interrupt, pull GPIO0 low (falling edge). The wakeup process begins as soon as GPIO0 is held low for the time indicated in the device datasheet.

GPIO1 is pulled high before entering the IDLE mode and is pulled low when in the external interrupt ISR.

External Connections

- GPIO0 needs to be pulled low to wake up the device.
- On device wakeup, the GPIO1 will be low and LED1 will start blinking

4.14.5.2 Low Power Modes: Device Idle Mode and Wakeup using Watchdog

FILE: lpm_ex2_idlewake_watchdog.c

This example puts the device into IDLE mode and then wakes up the device from IDLE using watchdog timer.

The device wakes up from the IDLE mode when the watchdog timer overflows, triggering an interrupt. A pre scalar is set for the watchdog timer to change the counter overflow time.

GPIO1 is pulled high before entering the IDLE mode and is pulled low when in the wakeup ISR.

External Connections

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

4.14.5.3 Low Power Modes: Device Standby Mode and Wakeup using GPIO

FILE: lpm_ex3_standbywake_gpio.c

This example puts the device into STANDBY mode. If the lowest possible current consumption in STANDBY mode is desired, the JTAG connector must be removed from the device board while the device is in STANDBY mode.

This example puts the device into STANDBY mode and then wakes up the device from STANDBY using an LPM wakeup pin.

The pin GPIO0 is configured as the LPM wakeup pin to trigger a WAKEINT interrupt upon detection of a low pulse. Initially, pull GPIO0 high externally. To wake device from STANDBY mode, pull GPIO0 low for at least (2+QUALSTDBY), OSCLKS, then pull it high again.

The example then wakes up the device from STANDBY using GPIO0. GPIO0 wakes the device from STANDBY mode when a low pulse (signal goes high->low->high) is detected on the pin. This pin must be pulsed by an external agent for wakeup.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

External Connections

- GPIO0 needs to be pulled low to wake up the device.
- On device wakeup, the GPIO1 will be low and LED1 will start blinking

4.14.5.4 Low Power Modes: Device Standby Mode and Wakeup using Watchdog

FILE: lpm_ex4_standbywake_watchdog.c

This example puts the device into STANDBY mode. If the lowest possible current consumption in STANDBY mode is desired, the JTAG connector must be removed from the device board while the device is in STANDBY mode.

This example puts the device into STANDBY mode then wakes up the device from STANDBY using watchdog timer.

The device wakes up from the STANDBY mode when the watchdog timer overflows triggering an interrupt. In the ISR, the GPIO1 is pulled low. the GPIO1 is toggled to indicate the device is out of STANDBY mode. A pre scalar is set for the watchdog timer to change the counter overflow time.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

External Connections

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

4.14.5.5 Low Power Modes: Halt Mode and Wakeup using GPIO

FILE: lpm_ex5_haltwake_gpio.c

This example puts the device into HALT mode. If the lowest possible current consumption in HALT mode is desired, the JTAG connector must be removed from the device board while the device is in HALT mode.

For applications that require minimal power consumption during HALT mode, application software should power off the XTAL prior to entering HALT by setting the XTALCR.OSCOFF bit or by using the driverlib function SysCtl_turnOffOsc(SYSCTL_OSCSRC_XTAL);. If the OSCCLK source is configured to be XTAL, the application should first switch the OSSCLK source to INTOSC1 or INTOSC2 prior to setting XTALCR.OSCOFF.

This example puts the device into HALT mode and then wakes up the device from HALT using an LPM wakeup pin.

The pin GPIO0 is configured as the LPM wakeup pin to trigger a WAKEINT interrupt upon detection of a low pulse. The GPIO0 pin must be pulled from high to low by an external agent for wakeup.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

External Connections

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

4.14.5.6 Low Power Modes: Halt Mode and Wakeup

FILE: lpm_ex6_haltwake_gpio_watchdog.c

This example puts the device into HALT mode. If the lowest possible current consumption in HALT mode is desired, the JTAG connector must be removed from the device board while the device is in HALT mode.

For applications that require minimal power consumption during HALT mode, application software should power off the XTAL prior to entering HALT by setting the XTALCR.OSCOFF bit or by using the driverlib function SysCtl_turnOffOsc(SYSCTL_OSCSRC_XTAL);. If the OSCCLK source is configured to be XTAL, the application should first switch the OSSCLK source to INTOSC1 or INTOSC2 prior to setting XTALCR.OSCOFF.

This example puts the device into HALT mode and then wakes up the device from HALT using an LPM wakeup pin.

The pin GPIO0 is configured as the LPM wakeup pin to trigger a WAKEINT interrupt upon detection of a low pulse. The GPIO0 pin must be pulled from high to low by an external agent for wakeup.

In this example, the watchdog timer is clocked, and is configured to produce watchdog reset as a timeout mechanism.

GPIO1 is pulled high before entering the STANDBY mode and is pulled low when in the wakeup ISR.

External Connections

- On device wakeup, the GPIO1 will be low and LED1 will start blinking

4.14.6 WATCHDOG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/watchdog

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

4.14.6.1 Watchdog

FILE: watchdog_ex1_service.c

This example shows how to service the watchdog or generate a wakeup interrupt using the watchdog. By default the example will generate a Wake interrupt. To service the watchdog and not generate the interrupt, uncomment the SysCtl_serviceWatchdog() line in the main for loop.

External Connections

- None.

Watch Variables

- wakeCount - The number of times entered into the watchdog ISR
- loopCount - The number of loops performed while not in ISR

4.15 System Control Registers

4.15.1 SYSCTRL Base Address Table

Table 4-19. SYSCTRL Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------------|------------------------|-----------------------|--------------|--------------------|
| Instance | Structure | | | |
| CpuTimer0Regs | CPUTIMER_REGS | CPUTIMER0_BASE | 0x0000_0C00 | - |
| CpuTimer1Regs | CPUTIMER_REGS | CPUTIMER1_BASE | 0x0000_0C08 | - |
| CpuTimer2Regs | CPUTIMER_REGS | CPUTIMER2_BASE | 0x0000_0C10 | - |
| PieCtrlRegs | PIE_CTRL_REGS | PIECTRL_BASE | 0x0000_0CE0 | - |
| PieVectTable | PIE_VECT_TABLE | PIEVECTTABLE_BASE | 0x0000_0D00 | - |
| WdRegs | WD_REGS | WD_BASE | 0x0000_7000 | YES |
| NmiIntruptRegs | NMI_INTERRUPT_REGS | NMI_BASE | 0x0000_7060 | YES |
| XintRegs | XINT_REGS | XINT_BASE | 0x0000_7070 | YES |
| SyncSocRegs | SYNC_SOC_REGS | SYNCSOC_BASE | 0x0000_7940 | YES |
| DevCfgRegs | DEV_CFG_REGS | DEVCFG_BASE | 0x0005_D000 | YES |
| ClkCfgRegs | CLK_CFG_REGS | CLKCFG_BASE | 0x0005_D200 | YES |
| CpuSysRegs | CPU_SYS_REGS | CPUSYS_BASE | 0x0005_D300 | YES |
| SysStatusRegs | SYS_STATUS_REGS | SYSSTAT_BASE | 0x0005_D400 | YES |
| MemCfgRegs | MEM_CFG_REGS | MEMCFG_BASE | 0x0005_F400 | YES |
| AccessProtectionRegs | ACCESS_PROTECTION_REGS | ACCESSPROTECTION_BASE | 0x0005_F500 | YES |
| MemoryErrorRegs | MEMORY_ERROR_REGS | MEMORYERROR_BASE | 0x0005_F540 | YES |
| TestErrorRegs | TEST_ERROR_REGS | TESTERROR_BASE | 0x0005_F590 | YES |
| UidRegs | UID_REGS | UID_BASE | 0x0007_1140 | - |

4.15.2 ACCESS_PROTECTION_REGS Registers

Table 4-20 lists the memory-mapped registers for the ACCESS_PROTECTION_REGS registers. All register offset addresses not listed in **Table 4-20** should be considered as reserved locations and the register contents should not be modified.

Table 4-20. ACCESS_PROTECTION_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------|---|------------------|---------|
| 20h | MAVFLG | Master Access Violation Flag Register | | Go |
| 22h | MAVSET | Master Access Violation Flag Set Register | EALLOW | Go |
| 24h | MAVCLR | Master Access Violation Flag Clear Register | EALLOW | Go |
| 26h | MAVINTEN | Master Access Violation Interrupt Enable Register | EALLOW | Go |
| 28h | MCPUFAVADDR | Master CPU Fetch Access Violation Address | | Go |
| 2Ah | MCPUWRAVADDR | Master CPU Write Access Violation Address | | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-21** shows the codes that are used for access types in this section.

Table 4-21. ACCESS_PROTECTION_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.2.1 MAVFLG Register (Offset = 20h) [Reset = 00000000h]

MAVFLG is shown in [Figure 4-18](#) and described in [Table 4-22](#).

Return to the [Summary Table](#).

Master Access Violation Flag Register

Figure 4-18. MAVFLG Register

| | | | | | | | |
|----------|----|----|----|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | CPUWRITE | CPUFETCH |
| R-0h | | | | R-0h | R-0h | R-0h | R-0h |

Table 4-22. MAVFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | CPUWRITE | R | 0h | Master CPU Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn |
| 0 | CPUFETCH | R | 0h | Master CPU Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn |

4.15.2.2 MAVSET Register (Offset = 22h) [Reset = 00000000h]

MAVSET is shown in [Figure 4-19](#) and described in [Table 4-23](#).

Return to the [Summary Table](#).

Master Access Violation Flag Set Register

Figure 4-19. MAVSET Register

| | | | | | | | |
|----------|----|----|----|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | CPUWRITE | CPUFETCH |
| R-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-23. MAVSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | CPUWRITE | R-0/W1S | 0h | 0: No action. 1: CPU Write Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn |
| 0 | CPUFETCH | R-0/W1S | 0h | 0: No action. 1: CPU Fetch Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn |

4.15.2.3 MAVCLR Register (Offset = 24h) [Reset = 00000000h]

MAVCLR is shown in [Figure 4-20](#) and described in [Table 4-24](#).

Return to the [Summary Table](#).

Master Access Violation Flag Clear Register

Figure 4-20. MAVCLR Register

| | | | | | | | |
|----------|----|----|----|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | CPUWRITE | CPUFETCH |
| R-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-24. MAVCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | CPUWRITE | R-0/W1S | 0h | 0: No action. 1: CPU Write Access Violation Flag in MAVFLG register will be cleared. Reset type: SYSRSn |
| 0 | CPUFETCH | R-0/W1S | 0h | 0: No action. 1: CPU Fetch Access Violation Flag in MAVFLG register will be cleared. Reset type: SYSRSn |

4.15.2.4 MAVINTEN Register (Offset = 26h) [Reset = 00000000h]

MAVINTEN is shown in [Figure 4-21](#) and described in [Table 4-25](#).

Return to the [Summary Table](#).

Master Access Violation Interrupt Enable Register

Figure 4-21. MAVINTEN Register

| | | | | | | | |
|----------|----|----|----|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | CPUWRITE | CPUFETCH |
| R-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-25. MAVINTEN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | CPUWRITE | R/W | 0h | 0: CPU Write Access Violation Interrupt is disabled. 1: CPU Write Access Violation Interrupt is enabled. Reset type: SYSRSn |
| 0 | CPUFETCH | R/W | 0h | 0: CPU Fetch Access Violation Interrupt is disabled. 1: CPU Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn |

4.15.2.5 MCPUFAVADDR Register (Offset = 28h) [Reset = 00000000h]

MCPUFAVADDR is shown in [Figure 4-22](#) and described in [Table 4-26](#).

Return to the [Summary Table](#).

Master CPU Fetch Access Violation Address

Figure 4-22. MCPUFAVADDR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MCPUFAVADDR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-26. MCPUFAVADDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 31-0 | MCPUFAVADDR | R | 0h | This register captures the address location for which master CPU fetch access violation occurred. Reset type: SYSRSn |

4.15.2.6 MCPUWRAVADDR Register (Offset = 2Ah) [Reset = 00000000h]

MCPUWRAVADDR is shown in [Figure 4-23](#) and described in [Table 4-27](#).

Return to the [Summary Table](#).

Master CPU Write Access Violation Address

Figure 4-23. MCPUWRAVADDR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MCPUWRAVADDR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-27. MCPUWRAVADDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-0 | MCPUWRAVADDR | R | 0h | This register captures the address location for which master CPU write access violation occurred. Reset type: SYSRSn |

4.15.3 CLK_CFG_REGS Registers

Table 4-28 lists the memory-mapped registers for the CLK_CFG_REGS registers. All register offset addresses not listed in **Table 4-28** should be considered as reserved locations and the register contents should not be modified.

Table 4-28. CLK_CFG_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|---|------------------|---------|
| 2h | CLKCFGLOCK1 | Lock bit for CLKCFG registers | EALLOW | Go |
| 8h | CLKSRCCTL1 | Clock Source Control register-1 | EALLOW | Go |
| Ah | CLKSRCCTL2 | Clock Source Control register-2 | EALLOW | Go |
| Ch | CLKSRCCTL3 | Clock Source Control register-3 | EALLOW | Go |
| Eh | SYSPLLCTL1 | SYSPLL Control register-1 | EALLOW | Go |
| 14h | SYSPLLMULT | SYSPLL Multiplier register | EALLOW | Go |
| 16h | SYSPLLSTS | SYSPLL Status register | | Go |
| 22h | SYSCLKDIVSEL | System Clock Divider Select register | EALLOW | Go |
| 24h | AUXCLKDIVSEL | Auxillary Clock Divider Select register | EALLOW | Go |
| 28h | XCLKOUTDIVSEL | XCLKOUT Divider Select register | EALLOW | Go |
| 2Ch | LOSPCP | Low Speed Clock Source Prescalar | EALLOW | Go |
| 2Eh | MCDCR | Missing Clock Detect Control Register | EALLOW | Go |
| 30h | X1CNT | 11-bit Counter on X1 Clock | | Go |
| 32h | XTALCR | XTAL Control Register | EALLOW | Go |
| 3Ah | XTALCR2 | XTAL Control Register for pad init | EALLOW | Go |
| 3Ch | CLKFAILCFG | Clock Fail cause Configuration | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-29** shows the codes that are used for access types in this section.

Table 4-29. CLK_CFG_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |

Table 4-29. CLK_CFG_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|-------------|------|---|
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.3.1 CLKCFGLOCK1 Register (Offset = 2h) [Reset = 00000000h]

CLKCFGLOCK1 is shown in [Figure 4-24](#) and described in [Table 4-30](#).

Return to the [Summary Table](#).

Lock bit for CLKCFG registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

Figure 4-24. CLKCFGLOCK1 Register

| | | | | | | | |
|-------------|-------------|-------------|--------------|--------------|-------------|-------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | RESERVED | XTALCR |
| R-0-0h | | | | | | R/WSonce-0h | R/WSonce-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LOSPCP | RESERVED | RESERVED | AUXCLKDIVSEL | SYSCLKDIVSEL | RESERVED | RESERVED | RESERVED |
| R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R-0-0h | R-0-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SYSPLLMULT | RESERVED | RESERVED | SYSPLLCTL1 | CLKSRCCTL3 | CLKSRCCTL2 | CLKSRCCTL1 |
| R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h |

Table 4-30. CLKCFGLOCK1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|----------|-------|--|
| 31-18 | RESERVED | R-0 | 0h | Reserved |
| 17 | RESERVED | R/WSonce | 0h | Reserved |
| 16 | XTALCR | R/WSonce | 0h | Common Lock bit for XTALCR & XTAL CR2 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 15 | LOSPCP | R/WSonce | 0h | Lock bit for LOSPCP register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 14 | RESERVED | R/WSonce | 0h | Reserved |
| 13 | RESERVED | R/WSonce | 0h | Reserved |
| 12 | AUXCLKDIVSEL | R/WSonce | 0h | Lock bit for AUXCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 11 | SYSCLKDIVSEL | R/WSonce | 0h | Lock bit for SYSCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 10 | RESERVED | R/WSonce | 0h | Reserved |
| 9 | RESERVED | R-0 | 0h | Reserved |
| 8 | RESERVED | R-0 | 0h | Reserved |

Table 4-30. CLKCFGLOCK1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 7 | RESERVED | R/WOnce | 0h | Reserved |
| 6 | SYSPLLMULT | R/WOnce | 0h | Lock bit for SYSPLLMMULT register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 5 | RESERVED | R/WOnce | 0h | Reserved |
| 4 | RESERVED | R/WOnce | 0h | Reserved |
| 3 | SYSPLLCTL1 | R/WOnce | 0h | Lock bit for SYSPLLCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 2 | CLKSRCCTL3 | R/WOnce | 0h | Lock bit for CLKSRCCTL3 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 1 | CLKSRCCTL2 | R/WOnce | 0h | Lock bit for CLKSRCCTL2 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 0 | CLKSRCCTL1 | R/WOnce | 0h | Lock bit for CLKSRCCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |

4.15.3.2 CLKSRCCTL1 Register (Offset = 8h) [Reset = 00000000h]

CLKSRCCTL1 is shown in [Figure 4-25](#) and described in [Table 4-31](#).

Return to the [Summary Table](#).

Clock Source Control register-1

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-25. CLKSRCCTL1 Register

| | | | | | | | |
|--------------------|----------|---------|----------|----------|----------|----------|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTOSC2CLKM ODE | RESERVED | WDHALTI | RESERVED | RESERVED | RESERVED | RESERVED | OSCCLKSRCSEL |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0-0h | R/W-0h | R/W-0h |

Table 4-31. CLKSRCCTL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------|------|-------|---|
| 31-9 | RESERVED | R-0 | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTOSC2CLKMODE | R/W | 0h | Selects between Internal Resistor mode and external Resistor mode for INTOSC2 0 - Internal resistor mode 1 - External resistor mode (ExtR) Reset type: XRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | WDHALTI | R/W | 0h | Watchdog HALT Mode Ignore Bit: This bit determines if WD is functional in the HALT mode or not. 0 = WD is not functional in the HALT mode. Clock to WD is gated when system enters HALT mode. 1 = WD is functional in the HALT mode. Clock to WD is not gated Reset type: XRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R-0 | 0h | Reserved |

Table 4-31. CLKSRCCTL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|---|
| 1-0 | OSCCLKSRCSEL | R/W | 0h | <p>Oscillator Clock Source Select Bit: This bit selects the source for OSCCLK.</p> <p>00 = INTOSC2 (default on reset) 01 = External Oscillator (XTAL) 10 = INTOSC1 11 = reserved (default to INTOSC1)</p> <p>At power-up or after an XRSn, INTOSC2 is selected by default. Whenever the user changes the clock source using these bits, the SYSPLLMMULT[13:0] register will be forced to zero and the PLL will be bypassed and powered down. This prevents potential PLL overshoot. The user will then have to write to the SYSPLLMMULT register to configure the appropriate multiplier.</p> <p>The user must wait 10 OSCCLK cycles before writing to SYSPLLMMULT or disabling the previous clock source to allow the change to complete..</p> <p>Notes:</p> <p>[1] INTOSC1 is recommended to be used only after missing clock detection. If user wants to re-lock the PLL with INTOSC1 (the back-up clock source) after missing clock is detected, he can do a MCLKCLR and lock the PLL.</p> <p>Reset type: XRSn</p> |

4.15.3.3 CLKSRCCTL2 Register (Offset = Ah) [Reset = 00000000h]

CLKSRCCTL2 is shown in [Figure 4-26](#) and described in [Table 4-32](#).

Return to the [Summary Table](#).

Clock Source Control register-2

This memory mapped register requires a delay of 45 SYCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-26. CLKSRCCTL2 Register

| | | | | | | | |
|----------|----------|--------------|----------|--------------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | RESERVED | |
| R-0-0h | | | | | | | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | MCANABCLKSEL | RESERVED | MCANABCLKSEL | RESERVED | RESERVED | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | CANABCLKSEL | RESERVED | RESERVED | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-32. CLKSRCCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 31-18 | RESERVED | R-0 | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | MCANABCLKSEL | R/W | 0h | MCAN Bit Clock Source Select Bit: 00 = CPU1SYCLK 01 = AUXPLLCLK (Reserved) 10 = AUXCLKIN 11 = PLLRAWCLK Missing clock detect circuit doesn't have any impact on these bits. Reset type: XRSn |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | CANABCLKSEL | R/W | 0h | CANA Bit-Clock Source Select Bit: 00 = PERx.SYCLK (default on reset) 01 = External Oscillator (XTAL) 10 = Reserved 11 = Reserved Missing clock detect circuit doesn't have any impact on these bits. Reset type: XRSn |
| 1-0 | RESERVED | R/W | 0h | Reserved |

4.15.3.4 CLKSRCCTL3 Register (Offset = Ch) [Reset = 00000000h]

CLKSRCCTL3 is shown in [Figure 4-27](#) and described in [Table 4-33](#).

Return to the [Summary Table](#).

Clock Source Control register-3

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-27. CLKSRCCTL3 Register

| | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|------------|----|----|----|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | | | | | | | | | XCLKOUTSEL | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | |

Table 4-33. CLKSRCCTL3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3-0 | XCLKOUTSEL | R/W | 0h | XCLKOUT Source Select Bit: This bit selects the source for XCLKOUT: 0x0 = PLLSYSCLK (default on reset) 0x1 = SYSPLLCLK 0x2 = SYSCLK 0x5 = INTOSC1 0x6 = INTOSC2 0x7 = XTAL OSC o/p clock 0xC = PLLRAWCLK Others = Reserved Reset type: SYSRSn |

4.15.3.5 SYSPLLCTL1 Register (Offset = Eh) [Reset = 00000000h]

SYSPLLCTL1 is shown in [Figure 4-28](#) and described in [Table 4-34](#).

Return to the [Summary Table](#).

SYSPLL Control register-1

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-28. SYSPLLCTL1 Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | PLLCLKEN | PLLEN |
| R-0-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-34. SYSPLLCTL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-6 | RESERVED | R-O | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | PLLCLKEN | R/W | 0h | SYSPLL bypassed or included in the PLLSYSCLK path: This bit decides if the SYSPLL is bypassed when PLLSYSCLK is generated 1 = PLLSYSCLK is fed from the SYSPLL clock output. Users need to make sure that the PLL is locked before enabling this clock to the system. 0 = SYSPLL is bypassed. Clock to system is direct feed from OSCCLK Reset type: XRSn |
| 0 | PLLEN | R/W | 0h | SYSPLL enabled or disabled: This bit decides if the SYSPLL is enabled or not 1 = SYSPLL is enabled 0 = SYSPLL is powered off. Clock to system is direct feed from OSCCLK Reset type: XRSn |

4.15.3.6 SYSPLLMMULT Register (Offset = 14h) [Reset = 00000000h]

SYSPLLMMULT is shown in [Figure 4-29](#) and described in [Table 4-35](#).

Return to the [Summary Table](#).

SYSPLL Multiplier register

NOTE: FMULT and IMULT fields must be written at the same time for correct PLL operation.

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-29. SYSPLLMMULT Register

| | | | | | | | |
|----------|----------|--------|----------|----|----------|--------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | REFDIV | | | | | |
| R-0-0h | | | | | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | ODIV | | | | | |
| R-0-0h | | | | | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | | RESERVED | | RESERVED | | RESERVED |
| R-0-0h | R/W-0h | | R-0-0h | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IMULT | | | | | | | |
| R/W-0h | | | | | | | |

Table 4-35. SYSPLLMMULT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-29 | RESERVED | R-0 | 0h | Reserved |
| 28-24 | REFDIV | R/W | 0h | SYSPLL Reference Clock Divider PLL Reference Divider = REFDIV + 1 Reset type: XRSn |
| 23-21 | RESERVED | R-0 | 0h | Reserved |
| 20-16 | ODIV | R/W | 0h | SYSPLL Output Clock Divider PLL Output Divider = ODIV + 1 ODIV should be set to 1 or greater to ensure the PLL output meets duty cycle requirements. Reset type: XRSn |
| 15-14 | RESERVED | R-0 | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R-0 | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-0 | IMULT | R/W | 0h | SYSPLL Integer Multiplier: For 0000000 Fout = Fref (PLLBYPASS) Integer Multiplier = 1 0000001 Integer Multiplier = 1 0000010 Integer Multiplier = 2 0000011 Integer Multiplier = 3 1111111 Integer Multiplier = 127 Note for APLL Multiplier values from 0-3 are invalid, internally those will be treated to 4. Reset type: XRSn |

4.15.3.7 SYSPLLSTS Register (Offset = 16h) [Reset = 00000030h]

SYSPLLSTS is shown in Figure 4-30 and described in Table 4-36.

Return to the [Summary Table](#).

SYSPLL Status register

Figure 4-30. SYSPLLSTS Register

| | | | | | | | |
|----------|----------|----------|-----------|----------|----------|---------------------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | REF_LOSTS | RESERVED | RESERVED | SLIPS_NOTSU_PPORTED | LOCKS |
| R-0-0h | R-1h | R-1h | W1C-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-36. SYSPLLSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|------|-------|--|
| 31-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | RESERVED | R | 1h | Reserved |
| 4 | RESERVED | R | 1h | Reserved |
| 3 | REF_LOSTS | W1C | 0h | SYSPLL 'Reference Lost' Status Bit: This bit indicates whether the SYSPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | SLIPS_NOTSUPORTED | R | 0h | RESERVED: This bit is reserved and the value read should be ignored. TI recommends using DCC to evaluate SYSPLL Slip status. Refer to InitSysPll() or SysCtl_setClock() functions inside the latest example software from C2000Ware for checking SYSPLL Slip status using DCC. Reset type: XRSn |
| 0 | LOCKS | R | 0h | SYSPLL Lock Status Bit: This bit indicates whether the SYSPLL is locked or not 0 = SYSPLL is not yet locked 1 = SYSPLL is locked Reset type: XRSn |

4.15.3.8 SYCLKDIVSEL Register (Offset = 22h) [Reset = 00000000h]

SYCLKDIVSEL is shown in [Figure 4-31](#) and described in [Table 4-37](#).

Return to the [Summary Table](#).

System Clock Divider Select register

This memory mapped register requires a delay of 45 SYCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-31. SYCLKDIVSEL Register

| | | | | | | | | | | | | | |
|----------|----|--------------|----|----|----|----|----|--|--|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | | | | |
| RESERVED | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | | |
| RESERVED | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | | |
| RESERVED | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | |
| RESERVED | | PLLSYSCLKDIV | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | |

Table 4-37. SYCLKDIVSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|------|-------|---|
| 31-9 | RESERVED | R-0 | 0h | Reserved |
| 8 | PLLSYSCLKDIV_LSB | R/W | 0h | This bit is LSB of the Divider that when set allows the ODD divisions such that the divider value is {PLLSYSCLKDIV,PLLSYSCLKDIV_LSB}. E.g. if PLLSYSCLKDIV=0x1, and PLLSYSCLKDIV_LSB=0 then divider of 2 is used else in case PLLSYSCLKDIV_LSB=1 then divider value is 3. Reset type: XRSn |
| 7-6 | RESERVED | R-0 | 0h | Reserved |
| 5-0 | PLLSYSCLKDIV | R/W | 0h | PLLSYSCLK Divide Select: This bit selects the divider setting for the PLLSYSCLK. 000000 = /1 000001 = /2 000010 = /4 (default) 000011 = /6 000100 = /8 111111 = /126 Reset type: XRSn |

4.15.3.9 AUXCLKDIVSEL Register (Offset = 24h) [Reset = 00001301h]

AUXCLKDIVSEL is shown in [Figure 4-32](#) and described in [Table 4-38](#).

Return to the [Summary Table](#).

Auxillary Clock Divider Select register

Figure 4-32. AUXCLKDIVSEL Register

| | | | | | | | | | | | | | | | |
|----------|----|------------|----|---------|----|----------|----|--------|----|----------|----|--------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | MCANCLKDIV | | | | RESERVED | | | | RESERVED | | | | | |
| R-0-0h | | | | R/W-13h | | | | R-0-0h | | | | R/W-1h | | | |

Table 4-38. AUXCLKDIVSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 31-13 | RESERVED | R-0 | 0h | Reserved |
| 12-8 | MCANCLKDIV | R/W | 13h | 00000 = /1 00001 = /2 ... 10010 = /19 10011 = /20 101xx = Rsvd 11xxx = Rsvd Reset type: XRSn |
| 7-3 | RESERVED | R-0 | 0h | Reserved |
| 2-0 | RESERVED | R/W | 1h | Reserved |

4.15.3.10 XCLKOUTDIVSEL Register (Offset = 28h) [Reset = 00000003h]

XCLKOUTDIVSEL is shown in [Figure 4-33](#) and described in [Table 4-39](#).

Return to the [Summary Table](#).

XCLKOUT Divider Select register

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-33. XCLKOUTDIVSEL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|----|----|------------|----|
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | XCLKOUTDIV | |
| R-0-0h | | | | | | R/W-3h | |

Table 4-39. XCLKOUTDIVSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1-0 | XCLKOUTDIV | R/W | 3h | XCLKOUT Divide Select: This bit selects the divider setting for the XCLKOUT. 00 = /1 01 = /2 10 = /4 11 = /8 (default on reset) Reset type: SYSRSn |

4.15.3.11 LOSPCP Register (Offset = 2Ch) [Reset = 00000002h]

LOSPCP is shown in [Figure 4-34](#) and described in [Table 4-40](#).

Return to the [Summary Table](#).

Low Speed Clock Source Prescalar

Figure 4-34. LOSPCP Register

| | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| RESERVED | | | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | | | | | | | | LSPCLKDIV | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | |
| R/W-2h | | | | | | | | | | | | | | | | | |

Table 4-40. LOSPCP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 31-3 | RESERVED | R-0 | 0h | Reserved |
| 2-0 | LSPCLKDIV | R/W | 2h | <p>These bits configure the low-speed peripheral clock (LSPCLK) rate</p> <p>000,LSPCLK = / 1 001,LSPCLK = / 2 010,LSPCLK = / 4 (default on reset) 011,LSPCLK = / 6 100,LSPCLK = / 8 101,LSPCLK = / 10 110,LSPCLK = / 12 111,LSPCLK = / 14</p> <p>Note:</p> <p>[1] This clock is used as strobe for the SCI and SPI modules. Reset type: SYSRSn</p> |

4.15.3.12 MCDCR Register (Offset = 2Eh) [Reset = 00006000h]

MCDCR is shown in [Figure 4-35](#) and described in [Table 4-41](#).

Return to the [Summary Table](#).

Missing Clock Detect Control Register

Figure 4-35. MCDCR Register

| | | | | | | | |
|----------|--------------------|------------------|--------------|------------|----------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R/W-1h | R/W-1h | R/W-0h | R-0/W1S-0h | R-0h | R/W-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SYSREF_LOST_MCD_EN | SYSREF_LOST_SCLR | SYSREF_LOSTS | OSCOFF | MCLKOFF | MCLKCLR | MCLKSTS |
| R-0h | R/W-0h | R-0/W1S-0h | R-0h | R/W-0h | R/W-0h | R-0/W1S-0h | R-0h |

Table 4-41. MCDCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------------|---------|-------|--|
| 31-15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R/W | 1h | Reserved |
| 13 | RESERVED | R/W | 1h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R-0/W1S | 0h | Reserved |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | SYSREF_LOST_MCD_EN | R/W | 0h | Control to add 'PLL reference clock lost' as cause for MCD 0 = 'PLL reference clock Lost' does not affect MCD. 1 = Upon 'PLL reference clock Lost' MCD is asserted. Reset type: XRSn |
| 5 | SYSREF_LOSTSCLR | R-0/W1S | 0h | Clears the REF_LOST_STS from PLLSTS which is root for MCD trigger. 0 = No effect on present state of the REF_LOST_STS 1 = Clears the REF_LOST_STS bit to '0'. Bit clears itself after clear pulse to REF_LOST_STS. Read always gives '0'. Reset type: XRSn |
| 4 | SYSREF_LOSTS | R | 0h | SYSPLL 'Reference Lost' Status Bit: This bit indicates whether the SYSPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn |
| 3 | OSCOFF | R/W | 0h | Oscillator Clock Disconnect from MCD Bit: 0 = OSCCLK Connected to OSCCLK Counter in MCD module 1 = OSCCLK Disconnected to OSCCLK Counter in MCD module Reset type: XRSn |

Table 4-41. MCDCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 2 | MCLKOFF | R/W | 0h | Missing Clock Detect Off Bit: 0 = Missing Clock Detect Circuit Enabled 1 = Missing Clock Detect Circuit Disabled Reset type: XRSn |
| 1 | MCLKCLR | R-0/W1S | 0h | Missing Clock Clear Bit: Write 1' to this bit to clear MCLKSTS bit and reset the missing clock detect circuit. Reset type: XRSn |
| 0 | MCLKSTS | R | 0h | Missing Clock Status Bit: 0 = OSCCLK Is OK 1 = OSCCLK Detected Missing, CLOCKFAILn Generated Reset type: XRSn |

4.15.3.13 X1CNT Register (Offset = 30h) [Reset = 00000000h]

X1CNT is shown in [Figure 4-36](#) and described in [Table 4-42](#).

Return to the [Summary Table](#).

11-bit Counter on X1 Clock

Figure 4-36. X1CNT Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|--------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | CLR |
| R-0-0h | | | | | | | | | | | | | | | R-0/ W1C-0 h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | X1CNT | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | R-0h |

Table 4-42. X1CNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-17 | RESERVED | R-0 | 0h | Reserved |
| 16 | CLR | R-0/W1C | 0h | X1 Counter clear: A write of '1' to this bit field clears the X1CNT and makes it count from 0x0 again (provided X1 clock is ticking). Writes of '0' are ignore to this bit field Reset type: XRSn |
| 15-11 | RESERVED | R-0 | 0h | Reserved |
| 10-0 | X1CNT | R | 0h | X1 Counter: - This counter increments on every X1 CLOCKs positive-edge. - Once it reaches the values of 0x7ff, it freezes - Before switching from INTOSC2 to X1, application must check this counter and make sure that it has saturated. This will ensure that the Crystal connected to X1/X2 is oscillating. Reset type: XRSn |

4.15.3.14 XTALCR Register (Offset = 32h) [Reset = 00000005h]

XTALCR is shown in [Figure 4-37](#) and described in [Table 4-43](#).

Return to the [Summary Table](#).

XTAL Control Register

| | | | | | | | |
|----------|----|----|----|----|----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | RESERVED | SE | OSCOFF |
| R-0-0h | | | | | R/W-1h | R/W-0h | R/W-1h |

Table 4-43. XTALCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-3 | RESERVED | R-0 | 0h | Reserved |
| 2 | RESERVED | R/W | 1h | Reserved |
| 1 | SE | R/W | 0h | Configures XTAL oscillator in single-ended or Crystal mode when XTAL oscillator is powered up(i.e. OSCOFF = 0) 0 XTAL oscillator in Crystal mode 1 XTAL oscillator in single-ended mode (through X1) Reset type: XRSn |
| 0 | OSCOFF | R/W | 1h | This bit if '1', powers-down the XTAL oscillator macro and hence doesn't let X2 to be driven by the XTAL oscillator. If a crystal is connected to X1/X2, user needs to first clear this bit, wait for the oscillator to power up (using X1CNT) and then only switch the clock source to X1/X2 Reset type: XRSn |

4.15.3.15 XTALCR2 Register (Offset = 3Ah) [Reset = 00000003h]

XTALCR2 is shown in [Figure 4-38](#) and described in [Table 4-44](#).

Return to the [Summary Table](#).

XTAL Control Register for pad init

Figure 4-38. XTALCR2 Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|--------|--------|--------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | FEN | XOF | XIF | |
| R-0-0h | | | | | | | | | | | | R/W-0h | R/W-1h | R/W-1h | |

Table 4-44. XTALCR2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R/W | 0h | Reserved |
| 15-3 | RESERVED | R-0 | 0h | Reserved |
| 2 | FEN | R/W | 0h | <p>Configures XTAL oscillator pad initialisation. 0 : XOSC pads are not driven through GPIO connection. 1 : XOSC pads are driven through connected GPIO as per XIF & XOF values.</p> <p>This register has effect only when XOSC is OFF (no SE , no XTAL mode). If this register is set during XOSC off state (XOSCOFF=1 & SE=0) then upon change of these controls this bit gets reset and rearmed. Reset type: XRSn</p> |
| 1 | XOF | R/W | 1h | <p>Polarity selection to initialise XO /X2 pad of the XOSC before start-up This value shall be deposited on the pad before XOSC started (XOSCOFF=1) If FEN=0 or XOSC is in XTAL or SE mode then this value will not be applied to the pad. Reset type: XRSn</p> |
| 0 | XIF | R/W | 1h | <p>Polarity selection to initialise XI /X1 pad of the XOSC before start-up This value shall be deposited on the pad before XOSC started (XOSCOFF=1) If FEN=0 or XOSC is in XTAL or SE mode then this value will not be applied to the pad. Reset type: XRSn</p> |

4.15.3.16 CLKFAILCFG Register (Offset = 3Ch) [Reset = 00000000h]

CLKFAILCFG is shown in [Figure 4-39](#) and described in [Table 4-45](#).

[Return to the Summary Table.](#)

Clock Fail cause Configuration

Figure 4-39. CLKFAILCFG Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|---------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | DCC0_ERROR_EN |
| R-0-0h | | | | | | R/W-0h | R/W-0h |

Table 4-45. CLKFAILCFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | DCC0_ERROR_EN | R/W | 0h | This field enables DCC0 Error to cause the clock-fail NMI to get asserted. 0 : DCC0 Error does not affect Clock fail NMI 1: Occurrence of DCC0 Error triggers Clock fail NMI assertion and ERROR pin assertion. Reset type: XRSn |

4.15.4 CPU_SYS_REGS Registers

Table 4-46 lists the memory-mapped registers for the CPU_SYS_REGS registers. All register offset addresses not listed in **Table 4-46** should be considered as reserved locations and the register contents should not be modified.

Table 4-46. CPU_SYS_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------------|---|------------------|---------|
| 0h | CPUSYSLOCK1 | Lock bit for CPUSYS registers | EALLOW | Go |
| 2h | CPUSYSLOCK2 | Lock bit for CPUSYS registers | EALLOW | Go |
| Ah | PIEVERRADDR | PIE Vector Fetch Error Address register | EALLOW | Go |
| 22h | PCLKCR0 | Peripheral Clock Gating Registers | EALLOW | Go |
| 26h | PCLKCR2 | Peripheral Clock Gating Register - ETPWM | EALLOW | Go |
| 28h | PCLKCR3 | Peripheral Clock Gating Register - ECAP | EALLOW | Go |
| 2Ah | PCLKCR4 | Peripheral Clock Gating Register - EQEP | EALLOW | Go |
| 30h | PCLKCR7 | Peripheral Clock Gating Register - SCI | EALLOW | Go |
| 32h | PCLKCR8 | Peripheral Clock Gating Register - SPI | EALLOW | Go |
| 34h | PCLKCR9 | Peripheral Clock Gating Register - I2C | EALLOW | Go |
| 36h | PCLKCR10 | Peripheral Clock Gating Register - CAN | EALLOW | Go |
| 3Ch | PCLKCR13 | Peripheral Clock Gating Register - ADC | EALLOW | Go |
| 3Eh | PCLKCR14 | Peripheral Clock Gating Register - CMPSS | EALLOW | Go |
| 48h | PCLKCR19 | Peripheral Clock Gating Register - LIN | EALLOW | Go |
| 4Ah | PCLKCR20 | Peripheral Clock Gating Register - PMBUS | EALLOW | Go |
| 4Ch | PCLKCR21 | Peripheral Clock Gating Register - DCC | EALLOW | Go |
| 58h | PCLKCR27 | Peripheral Clock Gating Register - EPG | EALLOW | Go |
| 70h | SIMRESET | Simulated Reset Register | | Go |
| 76h | LPMCR | LPM Control Register | EALLOW | Go |
| 78h | GPIOLPMSEL0 | GPIO LPM Wakeup select registers | EALLOW | Go |
| 7Ah | GPIOLPMSEL1 | GPIO LPM Wakeup select registers | EALLOW | Go |
| 7Ch | TMR2CLKCTL | Timer2 Clock Measurement functionality control register | EALLOW | Go |
| 7Eh | RESCCLR | Reset Cause Clear Register | | Go |
| 80h | RESC | Reset Cause register | | Go |
| 82h | LSEN | Lockstep enable configuration | EALLOW | Go |
| 84h | CMPSSLPMSEL | CMPSS LPM Wakeup select registers | EALLOW | Go |
| 98h | MCANWAKESTATUS | MCAN Wake Status Register | | Go |
| 9Ah | MCANWAKESTATUSCLR | MCAN Wake Status Clear Register | | Go |
| 9Ch | CLKSTOPREQ | Peripheral Clock Stop Request Register | | Go |
| 9Eh | CLKSTOPACK | Peripheral Clock Stop Acknowledge Register | | Go |
| A0h | USER_REG1_SYSRSn | Software Configurable registers reset by SYSRSn | | Go |
| A2h | USER_REG2_SYSRSn | Software Configurable registers reset by SYSRSn | | Go |
| A4h | USER_REG1_XRSn | Software Configurable registers reset by XRSn | | Go |
| A6h | USER_REG2_XRSn | Software Configurable registers reset by XRSn | | Go |
| A8h | USER_REG1_PORESETn | Software Configurable registers reset by PORESETn | | Go |
| AAh | USER_REG2_PORESETn | Software Configurable registers reset by PORESETn | | Go |
| ACh | USER_REG3_PORESETn | Software Configurable registers reset by PORESETn | | Go |

Table 4-46. CPU_SYS_REGS Registers (continued)

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------------|---|------------------|--------------------|
| A Eh | USER_REG4_PORESETn | Software Configurable registers reset by PORESETn | | Go |

Complex bit access types are encoded to fit into small table cells. [Table 4-47](#) shows the codes that are used for access types in this section.

Table 4-47. CPU_SYS_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|-------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonice | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.4.1 CPUSYSLOCK1 Register (Offset = 0h) [Reset = 00000000h]

CPUSYSLOCK1 is shown in [Figure 4-40](#) and described in [Table 4-48](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

Figure 4-40. CPUSYSLOCK1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| RESERVED | RESERVED | PCLKCR22 | PCLKCR21 | PCLKCR20 | PCLKCR19 | RESERVED | RESERVED |
| R/WSonice-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIOLOPMSEL1 | GPIOLOPMSEL0 | LPMCR | RESERVED | RESERVED | RESERVED | PCLKCR14 | PCLKCR13 |
| R/WSonice-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | PCLKCR10 | PCLKCR9 | PCLKCR8 | PCLKCR7 | PCLKCR6 | RESERVED |
| R/WSonice-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCLKCR4 | PCLKCR3 | PCLKCR2 | RESERVED | PCLKCR0 | PIEVERRADDR | RESERVED | RESERVED |
| R/WSonice-0h |

Table 4-48. CPUSYSLOCK1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------|-----------|-------|--|
| 31 | RESERVED | R/WSonice | 0h | Reserved |
| 30 | RESERVED | R/WSonice | 0h | Reserved |
| 29 | PCLKCR22 | R/WSonice | 0h | Lock bit for PCLKCR22 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 28 | PCLKCR21 | R/WSonice | 0h | Lock bit for PCLKCR21 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 27 | PCLKCR20 | R/WSonice | 0h | Lock bit for PCLKCR20 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 26 | PCLKCR19 | R/WSonice | 0h | Lock bit for PCLKCR19 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 25 | RESERVED | R/WSonice | 0h | Reserved |
| 24 | RESERVED | R/WSonice | 0h | Reserved |
| 23 | GPIOLOPMSEL1 | R/WSonice | 0h | Lock bit for GPIOLOPMSEL1 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |

Table 4-48. CPUSYSLOCK1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 22 | GPIOLPMSEL0 | R/WOnce | 0h | Lock bit for GPIOLPMSEL0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 21 | LPMCR | R/WOnce | 0h | Lock bit for LPMCR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 20 | RESERVED | R/WOnce | 0h | Reserved |
| 19 | RESERVED | R/WOnce | 0h | Reserved |
| 18 | RESERVED | R/WOnce | 0h | Reserved |
| 17 | PCLKCR14 | R/WOnce | 0h | Lock bit for PCLKCR14 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 16 | PCLKCR13 | R/WOnce | 0h | Lock bit for PCLKCR13 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 15 | RESERVED | R/WOnce | 0h | Reserved |
| 14 | RESERVED | R/WOnce | 0h | Reserved |
| 13 | PCLKCR10 | R/WOnce | 0h | Lock bit for PCLKCR10 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 12 | PCLKCR9 | R/WOnce | 0h | Lock bit for PCLKCR9 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 11 | PCLKCR8 | R/WOnce | 0h | Lock bit for PCLKCR8 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 10 | PCLKCR7 | R/WOnce | 0h | Lock bit for PCLKCR7 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 9 | PCLKCR6 | R/WOnce | 0h | Lock bit for PCLKCR6 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 8 | RESERVED | R/WOnce | 0h | Reserved |
| 7 | PCLKCR4 | R/WOnce | 0h | Lock bit for PCLKCR4 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 6 | PCLKCR3 | R/WOnce | 0h | Lock bit for PCLKCR3 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 5 | PCLKCR2 | R/WOnce | 0h | Lock bit for PCLKCR2 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |

Table 4-48. CPUSYSLOCK1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 4 | RESERVED | R/WOnce | 0h | Reserved |
| 3 | PCLKCR0 | R/WOnce | 0h | Lock bit for PCLKCR0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 2 | PIEVERRADDR | R/WOnce | 0h | Lock bit for PIEVERRADDR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 1 | RESERVED | R/WOnce | 0h | Reserved |
| 0 | RESERVED | R/WOnce | 0h | Reserved |

4.15.4.2 CPUSYSLOCK2 Register (Offset = 2h) [Reset = 00000000h]

CPUSYSLOCK2 is shown in [Figure 4-41](#) and described in [Table 4-49](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

Figure 4-41. CPUSYSLOCK2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------------|--------------------|--------------------|--------------------|----------------|----------------|------------------|------------------|
| USER_REG4_PORESETn | USER_REG3_PORESETn | USER_REG2_PORESETn | USER_REG1_PORESETn | USER_REG2_XRSn | USER_REG1_XRSn | USER_REG2_SYSRSn | USER_REG1_SYSRSn |
| R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | | | |
| R/WOnce-0h | | | | R-0-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | RESERVED | | | |
| | | | | R-0-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | CMPSSLPMSL | LSEN | PCLKCR27 | RESERVED | RESERVED | RESERVED |
| R-0-0h | | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h |

Table 4-49. CPUSYSLOCK2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------------|---------|-------|---|
| 31 | USER_REG4_PORESETn | R/WOnce | 0h | Lock bit for USER_REG4_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 30 | USER_REG3_PORESETn | R/WOnce | 0h | Lock bit for USER_REG3_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 29 | USER_REG2_PORESETn | R/WOnce | 0h | Lock bit for USER_REG2_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 28 | USER_REG1_PORESETn | R/WOnce | 0h | Lock bit for USER_REG1_PORESETn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 27 | USER_REG2_XRSn | R/WOnce | 0h | Lock bit for USER_REG2_XRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 26 | USER_REG1_XRSn | R/WOnce | 0h | Lock bit for USER_REG1_XRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |

Table 4-49. CPUSYSLOCK2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|------------------|---------|-------|---|
| 25 | USER_REG2_SYSRSn | R/WOnce | 0h | Lock bit for USER_REG2_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 24 | USER_REG1_SYSRSn | R/WOnce | 0h | Lock bit for USER_REG1_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 23 | RESERVED | R/WOnce | 0h | Reserved |
| 22-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | CMPSSLPMSEL | R/WOnce | 0h | Lock bit for CMPSSLPMSEL Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 4 | LSEN | R/WOnce | 0h | Lock bit for LSEN Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 3 | PCLKCR27 | R/WOnce | 0h | Lock bit for PCLKCR27 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn |
| 2 | RESERVED | R/WOnce | 0h | Reserved |
| 1 | RESERVED | R/WOnce | 0h | Reserved |
| 0 | RESERVED | R/WOnce | 0h | Reserved |

4.15.4.3 PIEVERRADDR Register (Offset = Ah) [Reset = 003FFFFh]

PIEVERRADDR is shown in [Figure 4-42](#) and described in [Table 4-50](#).

Return to the [Summary Table](#).

PIE Vector Fetch Error Address register

Figure 4-42. PIEVERRADDR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | ADDR | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | R/W-003FFFFh | | | | | | | | | | | | | | | |

Table 4-50. PIEVERRADDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|----------|--|
| 31-22 | RESERVED | R-0 | 0h | Reserved |
| 21-0 | ADDR | R/W | 003FFFFh | This register defines the address of the PIE Vector Fetch Error handler routine. Its the responsibility of user to initialize this register. If this register is not initialized, a default error handler at address 0x3ffffbe will get executed. Refer to the Boot ROM section for more details on this register. Reset type: XRSn |

4.15.4.4 PCLKCR0 Register (Offset = 22h) [Reset = 00000038h]

PCLKCR0 is shown in [Figure 4-43](#) and described in [Table 4-51](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Registers

Figure 4-43. PCLKCR0 Register

| | | | | | | | |
|----------|-----------|-----------|-----------|----------|-----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | RESERVED |
| R-0-0h | | | | | | | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | TBCLKSYNC | RESERVED | HRCAL |
| R-0-0h | | | | R/W-0h | R/W-0h | R-0-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | | | | |
| R-0-0h | R/W-0h | R/W-0h | R-0-0h | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | CPUTIMER2 | CPUTIMER1 | CPUTIMERO | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R/W-1h | R/W-1h | R/W-1h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-51. PCLKCR0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-25 | RESERVED | R-0 | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23-20 | RESERVED | R-0 | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | TBCLKSYNC | R/W | 0h | EPWM Time Base Clock sync: When set PWM time bases of all the PWM modules belonging to the same CPU-Subsystem (as partitioned using their CPUSEL bits) start counting Reset type: SYSRSn |
| 17 | RESERVED | R-0 | 0h | Reserved |
| 16 | HRCAL | R/W | 0h | HRCAL Clock Enable Bit: When set, this enables the clock to the HRCAL module 1: HRCAL clock is enabled 0: HRCAL clock is disabled Reset type: SYSRSn |
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | CPUTIMER2 | R/W | 1h | CPUTIMER2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 4 | CPUTIMER1 | R/W | 1h | CPUTIMER1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

Table 4-51. PCLKCR0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | CPUTIMER0 | R/W | 1h | CPUTIMER0 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | RESERVED | R/W | 0h | Reserved |

4.15.4.5 PCLKCR2 Register (Offset = 26h) [Reset = 00000000h]

PCLKCR2 is shown in [Figure 4-44](#) and described in [Table 4-52](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ETPWM

Figure 4-44. PCLKCR2 Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EPWM7 | EPWM6 | EPWM5 | EPWM4 | EPWM3 | EPWM2 | EPWM1 |
| R/W-0h |

Table 4-52. PCLKCR2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | EPWM7 | R/W | 0h | EPWM7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 5 | EPWM6 | R/W | 0h | EPWM6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 4 | EPWM5 | R/W | 0h | EPWM5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 3 | EPWM4 | R/W | 0h | EPWM4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

Table 4-52. PCLKCR2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2 | EPWM3 | R/W | 0h | EPWM3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 1 | EPWM2 | R/W | 0h | EPWM2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 0 | EPWM1 | R/W | 0h | EPWM1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.6 PCLKCR3 Register (Offset = 28h) [Reset = 00000000h]

PCLKCR3 is shown in [Figure 4-45](#) and described in [Table 4-53](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ECAP

Figure 4-45. PCLKCR3 Register

| | | | | | | | |
|----------|----------|----------|----------|----------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | ECAP3 | ECAP2 | ECAP1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-53. PCLKCR3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | ECAP3 | R/W | 0h | ECAP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 1 | ECAP2 | R/W | 0h | ECAP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 0 | ECAP1 | R/W | 0h | ECAP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.7 PCLKCR4 Register (Offset = 2Ah) [Reset = 00000000h]

PCLKCR4 is shown in [Figure 4-46](#) and described in [Table 4-54](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EQEP

Figure 4-46. PCLKCR4 Register

| | | | | | | | |
|----------|----|----|----|----------|----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | EQEP2 | EQEP1 |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-54. PCLKCR4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | EQEP2 | R/W | 0h | EQEP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 0 | EQEP1 | R/W | 0h | EQEP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.8 PCLKCR7 Register (Offset = 30h) [Reset = 00000000h]

PCLKCR7 is shown in [Figure 4-47](#) and described in [Table 4-55](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SCI

Figure 4-47. PCLKCR7 Register

| | | | | | | | |
|----------|----|----|----|----------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | SCI_C | SCI_B | SCI_A |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-55. PCLKCR7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | SCI_C | R/W | 0h | SCI_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 1 | SCI_B | R/W | 0h | SCI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 0 | SCI_A | R/W | 0h | SCI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.9 PCLKCR8 Register (Offset = 32h) [Reset = 00000000h]

PCLKCR8 is shown in [Figure 4-48](#) and described in [Table 4-56](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SPI

Figure 4-48. PCLKCR8 Register

| | | | | | | | |
|----------|----|----|----|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | RESERVED | RESERVED |
| R-0-0h | | | | | | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-56. PCLKCR8 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-18 | RESERVED | R-0 | 0h | Reserved |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | SPI_A | R/W | 0h | SPI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.10 PCLKCR9 Register (Offset = 34h) [Reset = 00000000h]

PCLKCR9 is shown in [Figure 4-49](#) and described in [Table 4-57](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - I2C

Figure 4-49. PCLKCR9 Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | I2C_B | I2C_A |
| R-0-0h | | | | | | R/W-0h | R/W-0h |

Table 4-57. PCLKCR9 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | I2C_B | R/W | 0h | I2C_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 0 | I2C_A | R/W | 0h | I2C_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.11 PCLKCR10 Register (Offset = 36h) [Reset = 00000000h]

PCLKCR10 is shown in [Figure 4-50](#) and described in [Table 4-58](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CAN

Figure 4-50. PCLKCR10 Register

| | | | | | | | |
|----------|----------|----------|--------|----------|----------|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | MCAN_A | RESERVED | RESERVED | RESERVED | CAN_A |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-58. PCLKCR10 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | MCAN_A | R/W | 0h | MCAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | CAN_A | R/W | 0h | CAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.12 PCLKCR13 Register (Offset = 3Ch) [Reset = 00000000h]

PCLKCR13 is shown in [Figure 4-51](#) and described in [Table 4-59](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ADC

Figure 4-51. PCLKCR13 Register

| | | | | | | | |
|----------|----|----|----|----------|--------|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | ADC_C | RESERVED | ADC_A |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-59. PCLKCR13 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | ADC_C | R/W | 0h | ADC_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | ADC_A | R/W | 0h | ADC_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.13 PCLKCR14 Register (Offset = 3Eh) [Reset = 00000000h]

PCLKCR14 is shown in [Figure 4-52](#) and described in [Table 4-60](#).

[Return to the Summary Table.](#)

Peripheral Clock Gating Register - CMPSS

Figure 4-52. PCLKCR14 Register

| | | | | | | | |
|----------|----------|----------|----------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | CMPSS4 | CMPSS3 | CMPSS2 | CMPSS1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-60. PCLKCR14 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | CMPSS4 | R/W | 0h | CMPSS4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 2 | CMPSS3 | R/W | 0h | CMPSS3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 1 | CMPSS2 | R/W | 0h | CMPSS2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |
| 0 | CMPSS1 | R/W | 0h | CMPSS1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.14 PCLKCR19 Register (Offset = 48h) [Reset = 00000000h]

PCLKCR19 is shown in [Figure 4-53](#) and described in [Table 4-61](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - LIN

Figure 4-53. PCLKCR19 Register

| | | | | | | | |
|----------|----|----|----|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-61. PCLKCR19 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | LIN_A | R/W | 0h | LIN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.15 PCLKCR20 Register (Offset = 4Ah) [Reset = 00000000h]

PCLKCR20 is shown in [Figure 4-54](#) and described in [Table 4-62](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - PMBUS

Figure 4-54. PCLKCR20 Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | PMBUS_A |
| R-0-0h | | | | | | R/W-0h | R/W-0h |

Table 4-62. PCLKCR20 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | PMBUS_A | R/W | 0h | PMBUS_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.16 PCLKCR21 Register (Offset = 4Ch) [Reset = 00000000h]

PCLKCR21 is shown in [Figure 4-55](#) and described in [Table 4-63](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - DCC

Figure 4-55. PCLKCR21 Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | DCC0 |
| R-0-0h | | | | | | R/W-0h | R/W-0h |

Table 4-63. PCLKCR21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | DCC0 | R/W | 0h | DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.17 PCLKCR27 Register (Offset = 58h) [Reset = 00000000h]

PCLKCR27 is shown in [Figure 4-56](#) and described in [Table 4-64](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EPG

Figure 4-56. PCLKCR27 Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EPG1 |
| R-0-0h | | | | | | | R/W-0h |

Table 4-64. PCLKCR27 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | EPG1 | R/W | 0h | EPG1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn |

4.15.4.18 SIMRESET Register (Offset = 70h) [Reset = 00000000h]

SIMRESET is shown in [Figure 4-57](#) and described in [Table 4-65](#).

Return to the [Summary Table](#).

Simulated Reset Register

Note: This register exists only on CPU1

Figure 4-57. SIMRESET Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | XRSn | CPU1RSn |
| R-0-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 4-65. SIMRESET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | KEY | R-0/W | 0h | <p>Write to this register succeeds only if this field is written with a value of 0xa5a5</p> <p>Note:</p> <p>[1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored</p> <p>Reset type: XRSn</p> |
| 15-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | XRSn | R-0/W1S | 0h | <p>Writing a 1 to this field generates a XRSn like reset.</p> <p>Writing a 0 has no effect.</p> <p>Note: Writing to this pin will pull the XRSn pin low for 512 INTOSC1 clock cycles.</p> <p>Reset type: XRSn</p> |
| 0 | CPU1RSn | R-0/W1S | 0h | <p>Writing a 1 to this field generates a reset to to CPU1.</p> <p>Writing a 0 has no effect.</p> <p>Reset type: XRSn</p> |

4.15.4.19 LPMCR Register (Offset = 76h) [Reset = 000000FCh]

LPMCR is shown in [Figure 4-58](#) and described in [Table 4-66](#).

Return to the [Summary Table](#).

LPM Control Register

Figure 4-58. LPMCR Register

| | | | | | | | |
|-----------|----------|----|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | RESERVED | | | | | | |
| R/W1S-0h | R-0-0h | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | RESERVED |
| R-0-0h | | | | | | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| WDINTE | RESERVED | | | | | | |
| R/W-0h | R-0-0h | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QUALSTDBY | | | | | | | LPM |
| R/W-3Fh | | | | | | | R/W-0h |

Table 4-66. LPMCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|-------|-------|--|
| 31 | RESERVED | R/W1S | 0h | Reserved |
| 30-18 | RESERVED | R-0 | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15 | WDINTE | R/W | 0h | When this bit is set to 1, it enables the watchdog interrupt signal to wake the device from STANDBY mode. Note: [1] To use this signal, the user must also enable the WDINTn signal using the WDENINT bit in the SCSR register. This signal will not wake the device from HALT mode because the clock to watchdog module is turned off Reset type: SYSRSn |
| 14-8 | RESERVED | R-0 | 0h | Reserved |
| 7-2 | QUALSTDBY | R/W | 3Fh | Select number of OSCCLK clock cycles to qualify the selected inputs when waking the from STANDBY mode: 000000 = 2 OSCCLKs 000001 = 3 OSCCLKs 111111 = 65 OSCCLKs Note: The LPMCR.QUALSTDBY register should be set to a value greater than the ratio of INTOSC1/PLLSYSCLK to ensure proper wake up. Reset type: SYSRSn |
| 1-0 | LPM | R/W | 0h | These bits set the low power mode for the device. Takes effect when CPU executes the IDLE instruction (when IDLE instruction is out of EXE Phase of the Pipeline) 00: IDLE Mode 01: STANDBY Mode 1x: HALT Mode Reset type: SYSRSn |

4.15.4.20 GPIOLPSEL0 Register (Offset = 78h) [Reset = 00000000h]

GPIOLPSEL0 is shown in [Figure 4-59](#) and described in [Table 4-67](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

Figure 4-59. GPIOLPSEL0 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-0h |

Table 4-67. GPIOLPSEL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | GPIO31 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

Table 4-67. GPIOLPSEL0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 22 | GPIO22 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 21 | GPIO21 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 20 | GPIO20 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

Table 4-67. GPIOLPMSEL0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 5 | GPIO5 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

4.15.4.21 GPIOLPSEL1 Register (Offset = 7Ah) [Reset = 00000000h]

GPIOLPSEL1 is shown in [Figure 4-60](#) and described in [Table 4-68](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

Figure 4-60. GPIOLPSEL1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO63 | GPIO62 | GPIO61 | GPIO60 | GPIO59 | GPIO58 | GPIO57 | GPIO56 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO55 | GPIO54 | GPIO53 | GPIO52 | GPIO51 | GPIO50 | GPIO49 | GPIO48 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO47 | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | GPIO38 | GPIO37 | GPIO36 | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-0h |

Table 4-68. GPIOLPSEL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | GPIO63 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 30 | GPIO62 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 29 | GPIO61 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 28 | GPIO60 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 27 | GPIO59 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 26 | GPIO58 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 25 | GPIO57 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 24 | GPIO56 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 23 | GPIO55 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

Table 4-68. GPIOLPSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 22 | GPIO54 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 21 | GPIO53 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 20 | GPIO52 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 19 | GPIO51 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 18 | GPIO50 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 17 | GPIO49 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 15 | GPIO47 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 14 | GPIO46 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 13 | GPIO45 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 6 | GPIO38 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

Table 4-68. GPIOLPMSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 5 | GPIO37 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 4 | GPIO36 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 3 | GPIO35 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

4.15.4.22 TMR2CLKCTL Register (Offset = 7Ch) [Reset = 00000000h]

TMR2CLKCTL is shown in [Figure 4-61](#) and described in [Table 4-69](#).

Return to the [Summary Table](#).

Timer2 Clock Measurement functionality control register

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-61. TMR2CLKCTL Register

| | | | | | | | |
|----------|---------------|----|----|----|---------------|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TMR2CLKPSCALE | | | | TMR2CLKSRCSEL | | |
| R-0-0h | R/W-0h | | | | R/W-0h | | |

Table 4-69. TMR2CLKCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|--|
| 31-6 | RESERVED | R-0 | 0h | Reserved |
| 5-3 | TMR2CLKPSCALE | R/W | 0h | CPU Timer 2 Clock Pre-Scale Value: These bits select the pre-scale value for the selected clock source for CPU Timer 2: 0,0,0,/1 (default on reset) 0,0,1,/2, 0,1,0,/4 0,1,1,/8 1,0,0,/16 1,0,1,spare (defaults to /16) 1,1,0,spare (defaults to /16) 1,1,1,spare (defaults to /16) Note: [1] The CPU Timer2s Clock sync logic detects an input clock edge when configured for any clock source other than SYSCLK and generates an appropriate clock pulse to the CPU timer2. If SYSCLK is approximately the same or less then the input clock source, then the user would need to configure the pre-scale value such that SYSCLK is at least twice as fast as the pre-scaled value. Reset type: SYSRSn |
| 2-0 | TMR2CLKSRCSEL | R/W | 0h | CPU Timer 2 Clock Source Select Bit: This bit selects the source for CPU Timer 2: 000 =SYSCLK Selected (default on reset, pre-scale is bypassed) 001 = INTOSC1 010 = INTOSC2 011 = XTAL 100 = PUMPOSC (from no-wrapper) 101 = FOSCCLK (Reserved) 110 = AUXPLLCLK (Reserved) 111 = reserved Reset type: SYSRSn |

4.15.4.23 RESCCLR Register (Offset = 7Eh) [Reset = 00000000h]

RESCCLR is shown in [Figure 4-62](#) and described in [Table 4-70](#).

Return to the [Summary Table](#).

Reset Cause Clear Register

Figure 4-62. RESCCLR Register

| | | | | | | | |
|----------|----------|----------|----------|-------------------|----------------------|----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | SIMRESET_XR Sn | SIMRESET_CP U1RSn | RESERVED | SCCRESETn |
| R-0-0h | | | | W1C-0h | W1C-0h | R-0-0h | W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | NMIWDRSn | WDRSn | XRSn | POR |
| R-0-0h | W1S-0h | W1S-0h | R-0-0h | W1S-0h | W1S-0h | W1S-0h | W1S-0h |

Table 4-70. RESCCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------------|------|-------|---|
| 31-12 | RESERVED | R-0 | 0h | Reserved |
| 11 | SIMRESET_XRSn | W1C | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |
| 10 | SIMRESET_CPU1RSn | W1C | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |
| 9 | RESERVED | R-0 | 0h | Reserved |
| 8 | SCCRESETn | W1S | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | RESERVED | W1S | 0h | Reserved |
| 5 | RESERVED | W1S | 0h | Reserved |
| 4 | RESERVED | R-0 | 0h | Reserved |
| 3 | NMIWDRSn | W1S | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |

Table 4-70. RESCCLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2 | WDRSn | W1S | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |
| 1 | XRSn | W1S | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |
| 0 | POR | W1S | 0h | Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn |

4.15.4.24 RESC Register (Offset = 80h) [Reset = X0000003h]

RESC is shown in [Figure 4-63](#) and described in [Table 4-71](#).

Return to the [Summary Table](#).

Reset Cause register

Figure 4-63. RESC Register

| | | | | | | | |
|----------|-----------------|----------|----------|-------------------|----------------------|----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| DCON | XRSn_pin_status | | | | RESERVED | | |
| R-0h | R-X | | | R-0-0h | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | RESERVED | | | |
| | | | | R-0-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | SIMRESET_XR Sn | SIMRESET_CP U1RSn | RESERVED | SCCRESETn |
| | | | | R-0-0h | R-0h | R-0-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | NMIWDRSn | WDRSn | XRSn | POR |
| R-0-0h | R-0h | R-0h | R-0-0h | R-0h | R-0h | R-1h | R-1h |

Table 4-71. RESC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------------|------|-------|---|
| 31 | DCON | R | 0h | Reading this bit provides the status of debugger connection to the C28x CPU. 0 : Debugger is not connected to the C28x CPU 1 : Debugger is connected to the C28x CPU Notes: [1] This bit is connected to the DCON o/p signal of the C28x CPU Reset type: N/A |
| 30 | XRSn_pin_status | R | X | Reading this bit provides the current status of the XRSn pin. Reset value is reflective of the pin status. Reset type: N/A |
| 29-16 | RESERVED | R-0 | 0h | Reserved |
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11 | SIMRESET_XRSn | R | 0h | If this bit is set, indicates that the device was reset by SIMRESET_XRSn Reset type: PORESETn |
| 10 | SIMRESET_CPU1RSn | R | 0h | If this bit is set, indicates that the device was reset by SIMRESET_CPU1RSn Reset type: PORESETn |
| 9 | RESERVED | R-0 | 0h | Reserved |
| 8 | SCCRESETn | R | 0h | If this bit is set, indicates that the device was reset by SCCRESETn (fired by DCSM). Reset type: PORESETn |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R-0 | 0h | Reserved |

Table 4-71. RESC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 3 | NMIWDRSn | R | 0h | If this bit is set, indicates that the device was reset by NMIWDRSn. Note: To know the exact cause of NMI after the reset, software needs to read NMISHDFLG registers Reset type: PORESETn |
| 2 | WDRSn | R | 0h | If this bit is set, indicates that the device was reset by WDRSn. Note: [1] A bit inside WD module also provides the same information. This bit is present to keep things consistent. This register is a one-stop shop for the software to know the reset cause for the C28x core. Reset type: PORESETn |
| 1 | XRSn | R | 1h | If this bit is set, indicates that the device was reset by XRSn. Reset type: PORESETn |
| 0 | POR | R | 1h | If this bit is set, indicates that the device was reset by PORn. Reset type: PORESETn |

4.15.4.25 LSEN Register (Offset = 82h) [Reset = 00000001h]

LSEN is shown in [Figure 4-64](#) and described in [Table 4-72](#).

Return to the [Summary Table](#).

Lockstep enable configuration

Figure 4-64. LSEN Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | Enable |
| R-0-0h | | | | | | | |
| R/W-1h | | | | | | | |

Table 4-72. LSEN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | Enable | R/W | 1h | 0: Lockstep is disabled 1: Lockstep is enabled Note: User is expected to lock and commit the specific configuration as inadvertent clearing of the bit will cause lockstep to be disabled. Reset type: PORESETn |

4.15.4.26 CMPSSLPMSEL Register (Offset = 84h) [Reset = 00000000h]

CMPSSLPMSEL is shown in [Figure 4-65](#) and described in [Table 4-73](#).

Return to the [Summary Table](#).

CMPSS LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

Figure 4-65. CMPSSLPMSEL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPSS4L | CMPSS4H | CMPSS3L | CMPSS3H | CMPSS2L | CMPSS2H | CMPSS1L | CMPSS1H |
| R/W-0h |

Table 4-73. CMPSSLPMSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |

Table 4-73. CMPSSLPMSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | CMPSS4L | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 6 | CMPSS4H | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 5 | CMPSS3L | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 4 | CMPSS3H | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 3 | CMPSS2L | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 2 | CMPSS2H | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 1 | CMPSS1L | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |
| 0 | CMPSS1H | R/W | 0h | 0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn |

4.15.4.27 MCANWAKESTATUS Register (Offset = 98h) [Reset = 00000000h]

MCANWAKESTATUS is shown in [Figure 4-66](#) and described in [Table 4-74](#).

Return to the [Summary Table](#).

MCAN Wake Status Register

Figure 4-66. MCANWAKESTATUS Register

| | | | | | | | |
|----------|----|----|----|----|----|----|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | WAKE |
| R-0h | | | | | | | |

Table 4-74. MCANWAKESTATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | WAKE | R | 0h | 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: SYSRSn |

4.15.4.28 MCANWAKESTATUSCLR Register (Offset = 9Ah) [Reset = 00000000h]

MCANWAKESTATUSCLR is shown in [Figure 4-67](#) and described in [Table 4-75](#).

Return to the [Summary Table](#).

MCAN Wake Status Clear Register

Figure 4-67. MCANWAKESTATUSCLR Register

| | | | | | | | |
|------------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | |
| R-0/W1S-0h | | | | | | | |

Table 4-75. MCANWAKESTATUSCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|--|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | WAKE | R-0/W1S | 0h | 0 : No effect. 1 : Clears WAKE bit of MCANWAKESTATUS register Reset type: SYSRSn |

4.15.4.29 CLKSTOPREQ Register (Offset = 9Ch) [Reset = 00000000h]

CLKSTOPREQ is shown in [Figure 4-68](#) and described in [Table 4-76](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Request Register

Note: This register exists only on CPU1

Figure 4-68. CLKSTOPREQ Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | RESERVED | | | MCAN_A |
| R-0-0h | | | | R-0-0h | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |
| R-0-0h | R/W-0h | R/W-0h | R-0-0h | R/W-0h | R-0-0h | R-0-0h | R/W-0h |

Table 4-76. CLKSTOPREQ Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|---|
| 31-16 | KEY | R-0/W | 0h | Write to any of the bits in this register will succeed only if a value of 0x5634 is written to the KEY field. Reset type: SYSRSn |
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-9 | RESERVED | R-0 | 0h | Reserved |
| 8 | MCAN_A | R/W | 0h | MCAN_A Clock Stop Request Bit 0: If clock to MCAN_A is turned off, it will be turned on, else no effect. 1: Clock stop request to MCAN_A Note: Once set, this bit is cleared when clock to MCAN_A is turned on as a result of a wakeup event in hardware Reset type: SYSRSn |
| 7-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R-0 | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | RESERVED | R/W | 0h | Reserved |

4.15.4.30 CLKSTOPACK Register (Offset = 9Eh) [Reset = 00000000h]

CLKSTOPACK is shown in [Figure 4-69](#) and described in [Table 4-77](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Acknowledge Register

Note: This register exists only on CPU1

Figure 4-69. CLKSTOPACK Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | MCAN_A |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |
| R-0-0h | R-0h | R-0h | R-0-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-77. CLKSTOPACK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-9 | RESERVED | R-0 | 0h | Reserved |
| 8 | MCAN_A | R | 0h | MCAN_A Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: SYSRSn |
| 7-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0 | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

4.15.4.31 USER_REG1_SYSRSn Register (Offset = A0h) [Reset = 00000000h]

USER_REG1_SYSRSn is shown in [Figure 4-70](#) and described in [Table 4-78](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

Figure 4-70. USER_REG1_SYSRSn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-78. USER_REG1_SYSRSn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn |

4.15.4.32 USER_REG2_SYSRSn Register (Offset = A2h) [Reset = 00000000h]

USER_REG2_SYSRSn is shown in [Figure 4-71](#) and described in [Table 4-79](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

Figure 4-71. USER_REG2_SYSRSn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-79. USER_REG2_SYSRSn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn |

4.15.4.33 USER_REG1_XRSn Register (Offset = A4h) [Reset = 00000000h]

USER_REG1_XRSn is shown in [Figure 4-72](#) and described in [Table 4-80](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

Figure 4-72. USER_REG1_XRSn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-80. USER_REG1_XRSn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by XRSn to be used by the application software Reset type: XRSn |

4.15.4.34 USER_REG2_XRSn Register (Offset = A6h) [Reset = 00000000h]

USER_REG2_XRSn is shown in [Figure 4-73](#) and described in [Table 4-81](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

Figure 4-73. USER_REG2_XRSn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-81. USER_REG2_XRSn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by XRSn to be used by the application software Reset type: XRSn |

4.15.4.35 USER_REG1_PORESETn Register (Offset = A8h) [Reset = 00000000h]

USER_REG1_PORESETn is shown in [Figure 4-74](#) and described in [Table 4-82](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

Figure 4-74. USER_REG1_PORESETn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-82. USER_REG1_PORESETn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn |

4.15.4.36 USER_REG2_PORESETn Register (Offset = AAh) [Reset = 00000000h]

USER_REG2_PORESETn is shown in [Figure 4-75](#) and described in [Table 4-83](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

Figure 4-75. USER_REG2_PORESETn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-83. USER_REG2_PORESETn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn |

4.15.4.37 USER_REG3_PORESETn Register (Offset = ACh) [Reset = 00000000h]

USER_REG3_PORESETn is shown in [Figure 4-76](#) and described in [Table 4-84](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

Figure 4-76. USER_REG3_PORESETn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-84. USER_REG3_PORESETn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn |

4.15.4.38 USER_REG4_PORESETn Register (Offset = AEh) [Reset = 00000000h]

USER_REG4_PORESETn is shown in [Figure 4-77](#) and described in [Table 4-85](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

Figure 4-77. USER_REG4_PORESETn Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BITS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-85. USER_REG4_PORESETn Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | BITS | R/W | 0h | R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn |

4.15.5 CPUTIMER_REGS Registers

Table 4-86 lists the memory-mapped registers for the CPUTIMER_REGS registers. All register offset addresses not listed in **Table 4-86** should be considered as reserved locations and the register contents should not be modified.

Table 4-86. CPUTIMER_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------|-----------------------------------|------------------|---------|
| 0h | TIM | CPU-Timer, Counter Register | Go | |
| 2h | PRD | CPU-Timer, Period Register | Go | |
| 4h | TCR | CPU-Timer, Control Register | Go | |
| 6h | TPR | CPU-Timer, Prescale Register | Go | |
| 7h | TPRH | CPU-Timer, Prescale Register High | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 4-87** shows the codes that are used for access types in this section.

Table 4-87. CPUTIMER_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

4.15.5.1 TIM Register (Offset = 0h) [Reset = 0000FFFFh]

TIM is shown in Figure 4-78 and described in Table 4-88.

Return to the [Summary Table](#).

CPU-Timer, Counter Register

Figure 4-78. TIM Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MSW | | | | | | | | | | | | | | | | LSW | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | R/W-FFFFh | | | | | | | | | | | | | | | |

Table 4-88. TIM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-16 | MSW | R/W | 0h | CPU-Timer Counter Registers The TIMH register holds the high 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale dividedown value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt (TINT) signal is generated. Reset type: SYSRSn |
| 15-0 | LSW | R/W | FFFFh | CPU-Timer Counter Registers The TIM register holds the low 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale dividedown value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt (TINT) signal is generated. Reset type: SYSRSn |

4.15.5.2 PRD Register (Offset = 2h) [Reset = 0000FFFFh]

PRD is shown in [Figure 4-79](#) and described in [Table 4-89](#).

Return to the [Summary Table](#).

CPU-Timer, Period Register

Figure 4-79. PRD Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MSW | | | | | | | | | | | | | | | | LSW | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | R/W-FFFFh | | | | | | | | | | | | | | | |

Table 4-89. PRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-16 | MSW | R/W | 0h | CPU-Timer Period Registers The PRDH register holds the high 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR). Reset type: SYSRSn |
| 15-0 | LSW | R/W | FFFFh | CPU-Timer Period Registers The PRD register holds the low 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR). Reset type: SYSRSn |

4.15.5.3 TCR Register (Offset = 4h) [Reset = 0001h]

TCR is shown in [Figure 4-80](#) and described in [Table 4-90](#).

Return to the [Summary Table](#).

CPU-Timer, Control Register

Figure 4-80. TCR Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|--------|----------|----|----------|--------|----------|---|
| TIF | TIE | RESERVED | | FREE | SOFT | RESERVED | |
| R/W1C-0h | R/W-0h | R-0h | | R/W-0h | R/W-0h | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TRB | TSS | | RESERVED | | | |
| R-0h | R/W-0h | R/W-0h | | | R-1h | | |

Table 4-90. TCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|---|
| 15 | TIF | R/W1C | 0h | CPU-Timer Overflow Flag. TIF indicates whether a timer overflow has happened since TIF was last cleared. TIF is not cleared automatically and does not need to be cleared to enable the next timer interrupt. Reset type: SYSRSn 0h (R/W) = The CPU-Timer has not decremented to zero. Writes of 0 are ignored. 1h (R/W) = This flag gets set when the CPU-timer decrements to zero. Writing a 1 to this bit clears the flag. |
| 14 | TIE | R/W | 0h | CPU-Timer Interrupt Enable. Reset type: SYSRSn 0h (R/W) = The CPU-Timer interrupt is disabled. 1h (R/W) = The CPU-Timer interrupt is enabled. If the timer decrements to zero, and TIE is set, the timer asserts its interrupt request. |
| 13-12 | RESERVED | R | 0h | Reserved |
| 11 | FREE | R/W | 0h | If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run. If FREE is 0, then the SOFT bit controls the emulation behavior. Reset type: SYSRSn 0h (R/W) = Stop after the next decrement of the TIMH:TIM (hard stop) (SOFT bit controls the emulation behavior) 1h (R/W) = Free Run (SOFT bit is don't care, counter is free running) |
| 10 | SOFT | R/W | 0h | If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run (that is, free runs). In this case, SOFT is a don't care. But if FREE is 0, then SOFT takes effect. Reset type: SYSRSn 0h (R/W) = Stop after the next decrement of the TIMH:TIM (hard stop). (ONLY if FREE=0, if FREE=1 this bit is don't care) 1h (R/W) = Stop after the TIMH:TIM decrements to 0 (soft stop) In the SOFT STOP mode, the timer generates an interrupt before shutting down (since reaching 0 is the interrupt causing condition). (ONLY if FREE=0, if FREE=1 this bit is don't care) |
| 9-6 | RESERVED | R | 0h | Reserved |

Table 4-90. TCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | TRB | R/W | 0h | <p>Timer reload Reset type: SYSRSn 0h (R/W) = The TRB bit is always read as zero. Writes of 0 are ignored. 1h (R/W) = When you write a 1 to TRB, the TIMH:TIM is loaded with the value in the PRDH:PRD, and the prescaler counter (PSCH:PSC) is loaded with the value in the timer dividedown register (TDDRH:TDDR).</p> |
| 4 | TSS | R/W | 0h | <p>CPU-Timer stop status bit. TSS is a 1-bit flag that stops or starts the CPU-timer. Reset type: SYSRSn 0h (R/W) = Reads of 0 indicate the CPU-timer is running. To start or restart the CPU-timer, set TSS to 0. At reset, TSS is cleared to 0 and the CPU-timer immediately starts. 1h (R/W) = Reads of 1 indicate that the CPU-timer is stopped. To stop the CPU-timer, set TSS to 1.</p> |
| 3-0 | RESERVED | R | 1h | Reserved |

4.15.5.4 TPR Register (Offset = 6h) [Reset = 0000h]

TPR is shown in [Figure 4-81](#) and described in [Table 4-91](#).

Return to the [Summary Table](#).

CPU-Timer, Prescale Register

Figure 4-81. TPR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PSC | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TDDR | | | | | | | |
| R/W-0h | | | | | | | |

Table 4-91. TPR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-8 | PSC | R | 0h | CPU-Timer Prescale Counter. These bits hold the current prescale count for the timer. For every timer clock source cycle that the PSCH:PSC value is greater than 0, the PSCH:PSC decrements by one. One timer clock (output of the timer prescaler) cycle after the PSCH:PSC reaches 0, the PSCH:PSC is loaded with the contents of the TDDRH:TDDR, and the timer counter register (TIMH:TIM) decrements by one. The PSCH:PSC is also reloaded whenever the timer reload bit (TRB) is set by software. The PSCH:PSC can be checked by reading the register, but it cannot be set directly. It must get its value from the timer divide-down register (TDDRH:TDDR). At reset, the PSCH:PSC is set to 0. Reset type: SYSRSn |
| 7-0 | TDDR | R/W | 0h | CPU-Timer Divide-Down. Every (TDDRH:TDDR + 1) timer clock source cycles, the timer counter register (TIMH:TIM) decrements by one. At reset, the TDDRH:TDDR bits are cleared to 0. To increase the overall timer count by an integer factor, write this factor minus one to the TDDRH:TDDR bits. When the prescaler counter (PSCH:PSC) value is 0, one timer clock source cycle later, the contents of the TDDRH:TDDR reload the PSCH:PSC, and the TIMH:TIM decrements by one. TDDRH:TDDR also reloads the PSCH:PSC whenever the timer reload bit (TRB) is set by software. Reset type: SYSRSn |

4.15.5.5 TPRH Register (Offset = 7h) [Reset = 0000h]

TPRH is shown in [Figure 4-82](#) and described in [Table 4-92](#).

Return to the [Summary Table](#).

CPU-Timer, Prescale Register High

Figure 4-82. TPRH Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PSCH | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TDDRH | | | | | | | |
| R/W-0h | | | | | | | |

Table 4-92. TPRH Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-8 | PSCH | R | 0h | See description of TIMERxTPR. Reset type: SYSRSn |
| 7-0 | TDDRH | R/W | 0h | See description of TIMERxTPR. Reset type: SYSRSn |

4.15.6 DEV_CFG_REGS Registers

Table 4-93 lists the memory-mapped registers for the DEV_CFG_REGS registers. All register offset addresses not listed in **Table 4-93** should be considered as reserved locations and the register contents should not be modified.

Table 4-93. DEV_CFG_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------|---|------------------|---------|
| 8h | PARTIDL | Lower 32-bit of Device PART Identification Number | Go | |
| Ah | PARTIDH | Upper 32-bit of Device PART Identification Number | Go | |
| Ch | REVID | Device Revision Number | Go | |
| 74h | TRIMERRSTS | TRIM Error Status register | Go | |
| 86h | SOFTPRES2 | EPWM Software Reset register | EALLOW | Go |
| 88h | SOFTPRES3 | ECAP Software Reset register | EALLOW | Go |
| 8Ah | SOFTPRES4 | EQEP Software Reset register | EALLOW | Go |
| 90h | SOFTPRES7 | SCI Software Reset register | EALLOW | Go |
| 92h | SOFTPRES8 | SPI Software Reset register | EALLOW | Go |
| 94h | SOFTPRES9 | I2C Software Reset register | EALLOW | Go |
| 96h | SOFTPRES10 | CAN Software Reset register | EALLOW | Go |
| 9Ch | SOFTPRES13 | ADC Software Reset register | EALLOW | Go |
| 9Eh | SOFTPRES14 | CMPSS Software Reset register | EALLOW | Go |
| A8h | SOFTPRES19 | LIN Software Reset register | EALLOW | Go |
| AAh | SOFTPRES20 | PMBUS Software Reset register | EALLOW | Go |
| ACh | SOFTPRES21 | DCC Software Reset register | EALLOW | Go |
| B8h | SOFTPRES27 | EPG Software Reset register | EALLOW | Go |
| BAh | SOFTPRES28 | Flash Software Reset register | EALLOW | Go |
| 130h | TAP_STATUS | Status of JTAG State machine & Debugger Connect | Go | |
| 19Bh | ECAPTYPE | Configures ECAP Type for the device | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-94** shows the codes that are used for access types in this section.

Table 4-94. DEV_CFG_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|-------------|---------------------|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| WOnce | W Once | Write Write once |
| WSonce | W Sonice | Write Set once |
| Reset or Default Value | | |

Table 4-94. DEV_CFG_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|--------------------------|------|--|
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.6.1 PARTIDL Register (Offset = 8h) [Reset = 00XXXXX0h]

PARTIDL is shown in [Figure 4-83](#) and described in [Table 4-95](#).

Return to the [Summary Table](#).

Lower 32-bit of Device PART Identification Number

Figure 4-83. PARTIDL Register

| | | | | | | | |
|----------|-----------|----------|----------|----------|-----------|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | RESERVED | | | |
| R-0h | | | | R-0h | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | R-X | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | INSTASPIN | | RESERVED | RESERVED | PIN_COUNT | | |
| R-0h | R-X | | R-0h | R-X | R-X | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QUAL | RESERVED | RESERVED | | RESERVED | | | |
| R-X | R-0h | | R-0h | R-0h | | | |

Table 4-95. PARTIDL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-28 | RESERVED | R | 0h | Reserved |
| 27-24 | RESERVED | R | 0h | Reserved |
| 23-16 | RESERVED | R | X | Reserved |
| 15 | RESERVED | R | 0h | Reserved |
| 14-13 | INSTASPIN | R | X | 1 = InstaSPIN-FOC 2 = NONE 3 = NONE Reset type: PORRESETn |
| 12 | RESERVED | R | 0h | Reserved |
| 11 | RESERVED | R | X | Reserved |
| 10-8 | PIN_COUNT | R | X | 0 = 56 pin QFN 1 = 64 pin (QFP - Q100) 2 = 64 pin (QFP) 3 = 80 pin (QFP) 4 = 48 pin (QFP) 5 = 32 pin (QFN) 6 = Reserved 7 = 48 pin (QFN) 8 = 64 pin (QFP) - VREGENZ bondout Reset type: PORRESETn |
| 7-6 | QUAL | R | X | 0 = Engineering sample (TMX) 1 = Pilot production (TMP) 2 = Fully qualified (TMS) Reset type: PORRESETn |
| 5 | RESERVED | R | 0h | Reserved |
| 4-3 | RESERVED | R | 0h | Reserved |
| 2-0 | RESERVED | R | 0h | Reserved |

4.15.6.2 PARTIDH Register (Offset = Ah) [Reset = 07XX0500h]

PARTIDH is shown in [Figure 4-84](#) and described in [Table 4-96](#).

Return to the [Summary Table](#).

Upper 32-bit of Device PART Identification Number

Figure 4-84. PARTIDH Register

| | | | | | | | | | | | | | | | |
|-----------------|----|----|----|----|----|----------|----|--------|----|----------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DEVICE_CLASS_ID | | | | | | | | PARTNO | | | | | | | |
| R-7h | | | | | | | | R-X | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FAMILY | | | | | | RESERVED | | | | RESERVED | | | | | |
| R-5h | | | | | | | | R-0h | | | | | | | |

Table 4-96. PARTIDH Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------------|------|-------|--|
| 31-24 | DEVICE_CLASS_ID | R | 7h | Device class ID Reset type: PORRESETn |
| 23-16 | PARTNO | R | X | Refer to Datasheet for Device Part Number Reset type: PORRESETn |
| 15-8 | FAMILY | R | 5h | Device Family Reset type: PORRESETn |
| 7-4 | RESERVED | R | 0h | Reserved |
| 3-0 | RESERVED | R | 0h | Reserved |

4.15.6.3 REVID Register (Offset = Ch) [Reset = 00000000h]

REVID is shown in [Figure 4-85](#) and described in [Table 4-97](#).

Return to the [Summary Table](#).

Device Revision Number

Figure 4-85. REVID Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | REVID | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | R/WOnce-0h | | | | | | | | | | | | | | | |

Table 4-97. REVID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-0 | REVID | R/WOnce | 0h | Device Revision ID. Loaded from flash trim sector by boot rom. Reset value is die-specific. Reset type: XRSn |

4.15.6.4 TRIMERRSTS Register (Offset = 74h) [Reset = 00000000h]

TRIMERRSTS is shown in [Figure 4-86](#) and described in [Table 4-98](#).

Return to the [Summary Table](#).

TRIM Error Status register

Figure 4-86. TRIMERRSTS Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | LERR | | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | R/WSonce-0h | | | | | | | | | | | | | | | | |

Table 4-98. TRIMERRSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|----------|-------|---|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-0 | LERR | R/WSonce | 0h | <p>TRIM information load error status. This will include error during SRAM repair also.</p> <p>0x1: Correctable single bit error</p> <p>0x2: Uncorrectable double bit error</p> <p>0x20: Trim over timeout error</p> <p>Other: Non zero value indicates error during load</p> <p>Note:</p> <ul style="list-style-type: none"> [1] This bit is updated by software. Details will be filled in once the Boot ROM related requirements are complete. It should have bits to indicate <ul style="list-style-type: none"> (i) Double bit error during trim load (ii) Single bit error during trim load (iii) Double bit error during SRAM repair load (iv) Single bit error error during SRAM repair load (v) SRAM repair error load (chain is broken) (vi) PWRUPSTS.TRIMOVER signal is not asserted even after the full wait time <p>Reset type: XRSn</p> |

4.15.6.5 SOFTPRES2 Register (Offset = 86h) [Reset = 00000000h]

SOFTPRES2 is shown in [Figure 4-87](#) and described in [Table 4-99](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-87. SOFTPRES2 Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EPWM7 | EPWM6 | EPWM5 | EPWM4 | EPWM3 | EPWM2 | EPWM1 |
| R/W-0h |

Table 4-99. SOFTPRES2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | EPWM7 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 5 | EPWM6 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 4 | EPWM5 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 3 | EPWM4 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 2 | EPWM3 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

Table 4-99. SOFTPRES2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | EPWM2 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 0 | EPWM1 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.6 SOFTPRES3 Register (Offset = 88h) [Reset = 00000000h]

SOFTPRES3 is shown in [Figure 4-88](#) and described in [Table 4-100](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-88. SOFTPRES3 Register

| | | | | | | | |
|----------|----------|----------|----------|----------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | ECAP3 | ECAP2 | ECAP1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-100. SOFTPRES3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | ECAP3 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 1 | ECAP2 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 0 | ECAP1 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.7 SOFTPRES4 Register (Offset = 8Ah) [Reset = 00000000h]

SOFTPRES4 is shown in [Figure 4-89](#) and described in [Table 4-101](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-89. SOFTPRES4 Register

| | | | | | | | |
|----------|----|----|----|----------|----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | EQEP2 | EQEP1 |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-101. SOFTPRES4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | EQEP2 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 0 | EQEP1 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.8 SOFTPRES7 Register (Offset = 90h) [Reset = 00000000h]

SOFTPRES7 is shown in [Figure 4-90](#) and described in [Table 4-102](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-90. SOFTPRES7 Register

| | | | | | | | |
|----------|----|----|----|----------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | SCI_C | SCI_B | SCI_A |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-102. SOFTPRES7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | SCI_C | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 1 | SCI_B | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 0 | SCI_A | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.9 SOFTPRES8 Register (Offset = 92h) [Reset = 00000000h]

SOFTPRES8 is shown in [Figure 4-91](#) and described in [Table 4-103](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-91. SOFTPRES8 Register

| | | | | | | | |
|----------|----|----|----|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | RESERVED | RESERVED |
| R-0-0h | | | | | | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | SPI_A |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-103. SOFTPRES8 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-18 | RESERVED | R-0 | 0h | Reserved |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | SPI_A | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.10 SOFTPRES9 Register (Offset = 94h) [Reset = 00000000h]

SOFTPRES9 is shown in [Figure 4-92](#) and described in [Table 4-104](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-92. SOFTPRES9 Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | I2C_B | I2C_A |
| R-0-0h | | | | | | R/W-0h | R/W-0h |

Table 4-104. SOFTPRES9 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | I2C_B | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 0 | I2C_A | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.11 SOFTPRES10 Register (Offset = 96h) [Reset = 000000X0h]

SOFTPRES10 is shown in [Figure 4-93](#) and described in [Table 4-105](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-93. SOFTPRES10 Register

| | | | | | | | |
|----------|----------|----------|--------|----------|----------|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | MCAN_A | RESERVED | RESERVED | RESERVED | CAN_A |
| R-X | R-X | R-X | R-X | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-105. SOFTPRES10 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R | X | Reserved |
| 6 | RESERVED | R | X | Reserved |
| 5 | RESERVED | R | X | Reserved |
| 4 | MCAN_A | R | X | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | CAN_A | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.12 SOFTPRES13 Register (Offset = 9Ch) [Reset = 00000000h]

SOFTPRES13 is shown in [Figure 4-94](#) and described in [Table 4-106](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-94. SOFTPRES13 Register

| | | | | | | | |
|----------|----|----|----|----------|--------|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | ADC_C | RESERVED | ADC_A |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-106. SOFTPRES13 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | ADC_C | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | ADC_A | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.13 SOFTPRES14 Register (Offset = 9Eh) [Reset = 00000000h]

SOFTPRES14 is shown in [Figure 4-95](#) and described in [Table 4-107](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-95. SOFTPRES14 Register

| | | | | | | | |
|----------|----------|----------|----------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | CMPSS4 | CMPSS3 | CMPSS2 | CMPSS1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-107. SOFTPRES14 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | CMPSS4 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 2 | CMPSS3 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 1 | CMPSS2 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |
| 0 | CMPSS1 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.14 SOFTPRES19 Register (Offset = A8h) [Reset = 00000000h]

SOFTPRES19 is shown in [Figure 4-96](#) and described in [Table 4-108](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-96. SOFTPRES19 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|----------|----------|----------|--------|
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | LIN_A |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-108. SOFTPRES19 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | LIN_A | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.15 SOFTPRES20 Register (Offset = AAh) [Reset = 00000000h]

SOFTPRES20 is shown in [Figure 4-97](#) and described in [Table 4-109](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-97. SOFTPRES20 Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | PMBUS_A |
| R-0h | | | | | | R-0h | R-0h |

Table 4-109. SOFTPRES20 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | PMBUS_A | R | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.16 SOFTPRES21 Register (Offset = ACh) [Reset = 00000000h]

SOFTPRES21 is shown in [Figure 4-98](#) and described in [Table 4-110](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-98. SOFTPRES21 Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | DCC0 |
| R-0-0h | | | | | | R/W-0h | R/W-0h |

Table 4-110. SOFTPRES21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | DCC0 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.17 SOFTPRES27 Register (Offset = B8h) [Reset = 00000000h]

SOFTPRES27 is shown in [Figure 4-99](#) and described in [Table 4-111](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-99. SOFTPRES27 Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EPG1 |
| R-0-0h | | | | | | | R/W-0h |

Table 4-111. SOFTPRES27 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | EPG1 | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: SYSRSn |

4.15.6.18 SOFTPRES28 Register (Offset = BAh) [Reset = 00000000h]

SOFTPRES28 is shown in [Figure 4-100](#) and described in [Table 4-112](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

Figure 4-100. SOFTPRES28 Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | FLASHA |
| R-0-0h | | | | | | | R/W-0h |

Table 4-112. SOFTPRES28 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | FLASHA | R/W | 0h | 1: Module is under reset 0: Module reset is determined by the normal device reset structure Note: Whenever the reset to flash is asserted, it will be internally stretched to ~15us Reset type: SYSRSn |

4.15.6.19 TAP_STATUS Register (Offset = 130h) [Reset = 00000000h]

TAP_STATUS is shown in [Figure 4-101](#) and described in [Table 4-113](#).

Return to the [Summary Table](#).

Status of JTAG State machine & Debugger Connect

Figure 4-101. TAP_STATUS Register

| | | | | | | | |
|------|----|----|-----------|----------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| DCON | | | | RESERVED | | | |
| R-0h | | | | R-0-0h | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | RESERVED | | | |
| | | | | R-0-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | TAP_STATE | | | | |
| | | | R-0h | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | TAP_STATE | | | | |
| | | | R-0h | | | | |

Table 4-113. TAP_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31 | DCON | R | 0h | DebugConnect indication from IcePick. Reset type: PORESETn |
| 30-16 | RESERVED | R-0 | 0h | Reserved |
| 15-0 | TAP_STATE | R | 0h | TAP State Vector. With bits representing, Connect coresponding POTAP* output to the 0:TLR, 1:IDLE, 2:SELECTDR, 3:CAPDR, 4:SHIFTDR, 5:EXIT1DR, 6:PAUSEDR, 7:EXIT2DR, 8:UPDTDR, 9:SLECTIR, 10:CAPIR, 11:SHIFTIR, 12:EXIT1IR, 13:PAUSEIR, 14:EXIT2IR, 15:UPDTIR, Reset type: PORESETn |

4.15.6.20 ECAPTYPE Register (Offset = 19Bh) [Reset = 0000h]

ECAPTYPE is shown in [Figure 4-102](#) and described in [Table 4-114](#).

Return to the [Summary Table](#).

Based on the configuration enables disables features associated with the ECAP type.

Figure 4-102. ECAPTYPE Register

| | | | | | | | |
|------|----------|----------|----|----------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LOCK | | | | RESERVED | | | |
| R/W | Sonce-0h | | | R-0-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | RESERVED | | | | TYPE | |
| | | R-0-0h | | | | R/W-0h | |

Table 4-114. ECAPTYPE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15 | LOCK | R/W | Sonce | 0h 1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: SYSRSn |
| 14-2 | RESERVED | R-0 | 0h | Reserved |
| 1-0 | TYPE | R/W | 0h | '00,10,11' : 1. No EALLOW protection to ECAP registers. '01' : 1. ECAP registers are EALLOW protected. Reset type: SYSRSn |

4.15.7 MEM_CFG_REGS Registers

Table 4-115 lists the memory-mapped registers for the MEM_CFG_REGS registers. All register offset addresses not listed in **Table 4-115** should be considered as reserved locations and the register contents should not be modified.

Table 4-115. MEM_CFG_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-----------------|--|------------------|---------|
| 0h | DxLOCK | Dedicated RAM Config Lock Register | EALLOW | Go |
| 2h | DxCOMMIT | Dedicated RAM Config Lock Commit Register | EALLOW | Go |
| 8h | DxACCPROT0 | Dedicated RAM Config Register | EALLOW | Go |
| Ah | DxACCPROT1 | Dedicated RAM Config Register | EALLOW | Go |
| 10h | DxTEST | Dedicated RAM TEST Register | | Go |
| 12h | DxINIT | Dedicated RAM Init Register | EALLOW | Go |
| 14h | DxINITDONE | Dedicated RAM InitDone Status Register | | Go |
| 16h | DxRAMTEST_LOCK | Lock register to Dx RAM TEST registers | | Go |
| 20h | LSxLOCK | Local Shared RAM Config Lock Register | EALLOW | Go |
| 22h | LSxCOMMIT | Local Shared RAM Config Lock Commit Register | EALLOW | Go |
| 28h | LSxACCPROT0 | Local Shared RAM Config Register 0 | EALLOW | Go |
| 30h | LSxTEST | Local Shared RAM TEST Register | | Go |
| 32h | LSxINIT | Local Shared RAM Init Register | EALLOW | Go |
| 34h | LSxINITDONE | Local Shared RAM InitDone Status Register | | Go |
| 36h | LSxRAMTEST_LOCK | Lock register to LSx RAM TEST registers | | Go |
| A0h | ROM_LOCK | ROM Config Lock Register | | Go |
| A2h | ROM_TEST | ROM TEST Register | | Go |
| A4h | ROM_FORCE_ERROR | ROM Force Error register | | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-116** shows the codes that are used for access types in this section.

Table 4-116. MEM_CFG_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|-----------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonc | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |

Table 4-116. MEM_CFG_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|-------------|------|---|
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.7.1 DxLOCK Register (Offset = 0h) [Reset = 00000000h]

DxLOCK is shown in [Figure 4-103](#) and described in [Table 4-117](#).

Return to the [Summary Table](#).

Dedicated RAM Config Lock Register

Figure 4-103. DxLOCK Register

| | | | | | | | |
|----------|----|----|------------------|----------|----------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | LOCK_PIEVEC T | RESERVED | RESERVED | LOCK_M1 | LOCK_M0 |
| R-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-117. DxLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|--|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | LOCK_PIEVET | R/W | 0h | Locks the write to access protection, master select, initialization control and test register fields for PIEVET RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | LOCK_M1 | R/W | 0h | Locks the write to access protection, master select, initialization control and test register fields for M1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn |
| 0 | LOCK_M0 | R/W | 0h | Locks the write to access protection, master select, initialization control and test register fields for M0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn |

4.15.7.2 DxCOMMIT Register (Offset = 2h) [Reset = 00000000h]

DxCOMMIT is shown in [Figure 4-104](#) and described in [Table 4-118](#).

[Return to the Summary Table.](#)

Dedicated RAM Config Lock Commit Register

Figure 4-104. DxCOMMIT Register

| | | | | | | | |
|----------|----|----|--------------------|-------------|-------------|-------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | COMMIT_PIEV ECT | RESERVED | RESERVED | COMMIT_M1 | COMMIT_M0 |
| R-0h | | | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h |

Table 4-118. DxCOMMIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|----------|-------|--|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | COMMIT_PIEV ECT | R/WSonce | 0h | Permanently Locks the write to access protection, master select, initialization control and test register fields for PIEV ECT RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn |
| 3 | RESERVED | R/WSonce | 0h | Reserved |
| 2 | RESERVED | R/WSonce | 0h | Reserved |
| 1 | COMMIT_M1 | R/WSonce | 0h | Permanently Locks the write to access protection, master select, initialization control and test register fields for M1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn |
| 0 | COMMIT_M0 | R/WSonce | 0h | Permanently Locks the write to access protection, master select, initialization control and test register fields for M0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn |

4.15.7.3 DxACCPROT0 Register (Offset = 8h) [Reset = 00000000h]

DxACCPROT0 is shown in [Figure 4-105](#) and described in [Table 4-119](#).

Return to the [Summary Table](#).

Dedicated RAM Config Register

Figure 4-105. DxACCPROT0 Register

| | | | | | | | |
|----------|----|----|----|----|--------------|--------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | RESERVED | RESERVED | RESERVED |
| R-0h | | | | | R/W-0h | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | RESERVED | RESERVED | RESERVED |
| R-0h | | | | | R/W-0h | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | CPUWRPROT_M1 | FETCHPROT_M1 | |
| R-0h | | | | | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | CPUWRPROT_M0 | FETCHPROT_M0 | |
| R-0h | | | | | R/W-0h | R/W-0h | |

Table 4-119. DxACCPROT0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 31-26 | RESERVED | R | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23-18 | RESERVED | R | 0h | Reserved |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15-10 | RESERVED | R | 0h | Reserved |
| 9 | CPUWRPROT_M1 | R/W | 0h | CPU WR Protection For M1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn |
| 8 | FETCHPROT_M1 | R/W | 0h | Fetch Protection For M1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1 | CPUWRPROT_M0 | R/W | 0h | CPU WR Protection For M0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn |
| 0 | FETCHPROT_M0 | R/W | 0h | Fetch Protection For M0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn |

4.15.7.4 DxACCPROT1 Register (Offset = Ah) [Reset = 00000000h]

DxACCPROT1 is shown in [Figure 4-106](#) and described in [Table 4-120](#).

Return to the [Summary Table](#).

Dedicated RAM Config Register

Figure 4-106. DxACCPROT1 Register

| | | | | | | | |
|----------|----|----|----|----|----|-----------------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPUWRPROT_ PIEVECT | RESERVED |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 4-120. DxACCPROT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | CPUWRPROT_PIEVECT | R/W | 0h | CPU Write Protection For PIEVECT RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn |
| 0 | RESERVED | R/W | 0h | Reserved |

4.15.7.5 DxTEST Register (Offset = 10h) [Reset = 00000000h]

DxTEST is shown in [Figure 4-107](#) and described in [Table 4-121](#).

Return to the [Summary Table](#).

Dedicated RAM TEST Register

Figure 4-107. DxTEST Register

| | | | | | | | |
|----------|----|----------|----|---------|----|-------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | TEST_PIEVET | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | RESERVED | | TEST_M1 | | TEST_M0 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 4-121. DxTEST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9-8 | TEST_PIEVET | R/W | 0h | Selects the different modes for PIEVET RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to parity bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Functional Mode. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | TEST_M1 | R/W | 0h | Selects the different modes for M1 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn |
| 1-0 | TEST_M0 | R/W | 0h | Selects the different modes for M0 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn |

4.15.7.6 DxINIT Register (Offset = 12h) [Reset = 00000000h]

DxINIT is shown in [Figure 4-108](#) and described in [Table 4-122](#).

[Return to the Summary Table.](#)

Dedicated RAM Init Register

Figure 4-108. DxINIT Register

| | | | | | | | |
|----------|----|----|--------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | INIT_PIEVECT | RESERVED | RESERVED | INIT_M1 | INIT_M0 |
| R-0h | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-122. DxINIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|---------|-------|---|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | INIT_PIEVECT | R-0/W1S | 0h | RAM Initialization control for PIEVECT RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | INIT_M1 | R-0/W1S | 0h | RAM Initialization control for M1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn |
| 0 | INIT_M0 | R-0/W1S | 0h | RAM Initialization control for M0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn |

4.15.7.7 DxINITDONE Register (Offset = 14h) [Reset = 00000000h]

DxINITDONE is shown in [Figure 4-109](#) and described in [Table 4-123](#).

Return to the [Summary Table](#).

Dedicated RAM InitDone Status Register

Figure 4-109. DxINITDONE Register

| | | | | | | | |
|----------|----|----|----------------------|----------|----------|-------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | INITDONE_PIE VECT | RESERVED | RESERVED | INITDONE_M1 | INITDONE_M0 |
| R-0h | | | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-123. DxINITDONE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|------|-------|--|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | INITDONE_PIEVECT | R | 0h | RAM Initialization status for PIEVECT RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | INITDONE_M1 | R | 0h | RAM Initialization status for M1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization has completed. Reset type: SYSRSn |
| 0 | INITDONE_M0 | R | 0h | RAM Initialization status for M0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn |

4.15.7.8 DxRAMTEST_LOCK Register (Offset = 16h) [Reset = 00000000h]

DxRAMTEST_LOCK is shown in [Figure 4-110](#) and described in [Table 4-124](#).

Return to the [Summary Table](#).

Lock register to Dx RAM TEST registers

Figure 4-110. DxRAMTEST_LOCK Register

| | | | | | | | |
|----------|----|----|---------|----------|----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | PIEVECT | RESERVED | RESERVED | M1 | M0 |
| R-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-124. DxRAMTEST_LOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 31-16 | KEY | R-0/W | 0h | A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn |
| 15-5 | RESERVED | R | 0h | Reserved |
| 4 | PIEVECT | R/W | 0h | 0: Allows writes to DxTEST.TEST_PIEVECT field. 1: Blocks writes to DxTEST.TEST_PIEVECT field Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | M1 | R/W | 0h | 0: Allows writes to DxTEST.TEST_M1 field. 1: Blocks writes to DxTEST.TEST_M1 field Reset type: SYSRSn |
| 0 | M0 | R/W | 0h | 0: Allows writes to DxTEST.TEST_M0 field. 1: Blocks writes to DxTEST.TEST_M0 field Reset type: SYSRSn |

4.15.7.9 LSxLOCK Register (Offset = 20h) [Reset = 00000000h]

LSxLOCK is shown in [Figure 4-111](#) and described in [Table 4-125](#).

Return to the [Summary Table](#).

Local Shared RAM Config Lock Register

Figure 4-111. LSxLOCK Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | LOCK_LS1 |
| R/W-0h |

Table 4-125. LSxLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | LOCK_LS1 | R/W | 0h | Locks the write to access protection, master select, program or data memory select, initialization control and test register fields for LS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn |
| 0 | LOCK_LS0 | R/W | 0h | Locks the write to access protection, master select, program or data memory select, initialization control and test register fields for LS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn |

4.15.7.10 LSxCOMMIT Register (Offset = 22h) [Reset = 00000000h]

LSxCOMMIT is shown in Figure 4-112 and described in Table 4-126.

Return to the [Summary Table](#).

Local Shared RAM Config Lock Commit Register

Figure 4-112. LSxCOMMIT Register

| | | | | | | | |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |
| R/WSonce-0h |

Table 4-126. LSxCOMMIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|----------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R/WSonce | 0h | Reserved |
| 6 | RESERVED | R/WSonce | 0h | Reserved |
| 5 | RESERVED | R/WSonce | 0h | Reserved |
| 4 | RESERVED | R/WSonce | 0h | Reserved |
| 3 | RESERVED | R/WSonce | 0h | Reserved |
| 2 | RESERVED | R/WSonce | 0h | Reserved |
| 1 | COMMIT_LS1 | R/WSonce | 0h | Permanently Locks the write to access protection, master select, program or data memory select, initialization control and test register fields for LS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn |
| 0 | COMMIT_LS0 | R/WSonce | 0h | Permanently Locks the write to access protection, master select, program or data memory select, initialization control and test register fields for LS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn |

4.15.7.11 LSxACCPROT0 Register (Offset = 28h) [Reset = 00000000h]

LSxACCPROT0 is shown in [Figure 4-113](#) and described in [Table 4-127](#).

Return to the [Summary Table](#).

Local Shared RAM Config Register 0

Figure 4-113. LSxACCPROT0 Register

| | | | | | | | |
|----------|----|----|----|----|---------------|----------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | RESERVED | RESERVED | RESERVED |
| R-0h | | | | | R/W-0h | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | RESERVED | RESERVED | RESERVED |
| R-0h | | | | | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | CPUWRPROT_LS1 | FETCHPROT_L_S1 | |
| R-0h | | | | | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | CPUWRPROT_LS0 | FETCHPROT_L_S0 | |
| R-0h | | | | | R/W-0h | R/W-0h | R/W-0h |

Table 4-127. LSxACCPROT0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|--|
| 31-26 | RESERVED | R | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23-18 | RESERVED | R | 0h | Reserved |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15-10 | RESERVED | R | 0h | Reserved |
| 9 | CPUWRPROT_LS1 | R/W | 0h | CPU WR Protection For LS1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn |
| 8 | FETCHPROT_LS1 | R/W | 0h | Fetch Protection For LS1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1 | CPUWRPROT_LS0 | R/W | 0h | CPU WR Protection For LS0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn |
| 0 | FETCHPROT_LS0 | R/W | 0h | Fetch Protection For LS0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn |

4.15.7.12 LSxTEST Register (Offset = 30h) [Reset = 00000000h]

LSxTEST is shown in [Figure 4-114](#) and described in [Table 4-128](#).

Return to the [Summary Table](#).

Local Shared RAM TEST Register

Figure 4-114. LSxTEST Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | TEST_LS1 | TEST_LS0 | TEST_LS0 | TEST_LS0 |
| R/W-0h |

Table 4-128. LSxTEST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | TEST_LS1 | R/W | 0h | Selects the different modes for LS1 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to parity bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn |
| 1-0 | TEST_LS0 | R/W | 0h | Selects the different modes for LS0 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to parity bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn |

4.15.7.13 LSxINIT Register (Offset = 32h) [Reset = 00000000h]

LSxINIT is shown in [Figure 4-115](#) and described in [Table 4-129](#).

Return to the [Summary Table](#).

Local Shared RAM Init Register

Figure 4-115. LSxINIT Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | INIT_LS1 |
| R-0/W1S-0h |

Table 4-129. LSxINIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R-0/W1S | 0h | Reserved |
| 6 | RESERVED | R-0/W1S | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | RESERVED | R-0/W1S | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | INIT_LS1 | R-0/W1S | 0h | RAM Initialization control for LS1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn |
| 0 | INIT_LS0 | R-0/W1S | 0h | RAM Initialization control for LS0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn |

4.15.7.14 LSxINITDONE Register (Offset = 34h) [Reset = 00000000h]

LSxINITDONE is shown in [Figure 4-116](#) and described in [Table 4-130](#).

Return to the [Summary Table](#).

Local Shared RAM InitDone Status Register

Figure 4-116. LSxINITDONE Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | INITDONE_LS1 |
| R-0h |

Table 4-130. LSxINITDONE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | INITDONE_LS1 | R | 0h | RAM Initialization status for LS1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn |
| 0 | INITDONE_LS0 | R | 0h | RAM Initialization status for LS0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn |

4.15.7.15 LSxRAMTEST_LOCK Register (Offset = 36h) [Reset = 00000000h]

LSxRAMTEST_LOCK is shown in [Figure 4-117](#) and described in [Table 4-131](#).

Return to the [Summary Table](#).

Lock register to LSx RAM TEST registers

Figure 4-117. LSxRAMTEST_LOCK Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|--------------|--------------|--------------|--------------|--------------|--------------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | | | | | | | | | |
| R-0/W-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | RESE RVED | RESE RVED | RESE RVED | RESE RVED | RESE RVED | RESE RVED | LS1 | LS0 |
| R-0h | | | | | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-131. LSxRAMTEST_LOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 31-16 | KEY | R-0/W | 0h | A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | LS1 | R/W | 0h | 0: Allows writes to LSxTEST.TEST_LS1 field. 1: Blocks writes to LSxTEST.TEST_LS1 field. Reset type: SYSRSn |
| 0 | LS0 | R/W | 0h | 0: Allows writes to LSxTEST.TEST_LS0 field. 1: Blocks writes to LSxTEST.TEST_LS0 field. Reset type: SYSRSn |

4.15.7.16 ROM_LOCK Register (Offset = A0h) [Reset = 00000000h]

ROM_LOCK is shown in Figure 4-118 and described in Table 4-132.

Return to the [Summary Table](#).

ROM Config Lock Register

Figure 4-118. ROM_LOCK Register

| | | | | | | | |
|----------|----|----|----|----------|----------|----------------|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | LOCK_SECUREROM | LOCK_BOOTROM |
| R-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-132. ROM_LOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|-------|-------|---|
| 31-16 | KEY | R-0/W | 0h | A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | LOCK_SECUREROM | R/W | 0h | Locks write access to test control fields (TEST and FORCE_ERROR) of SECUREROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn |
| 0 | LOCK_BOOTROM | R/W | 0h | Locks write access to test control fields (TEST and FORCE_ERROR) of BOOTROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn |

4.15.7.17 ROM_TEST Register (Offset = A2h) [Reset = 00000000h]

ROM_TEST is shown in [Figure 4-119](#) and described in [Table 4-133](#).

Return to the [Summary Table](#).

ROM TEST Register

Figure 4-119. ROM_TEST Register

| | | | | | | | |
|----------|----------|----|----------------|----|----|--------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | | TEST_SECUREROM | | | TEST_BOOTROM | |
| R/W-0h | R/W-0h | | R/W-0h | | | R/W-0h | |

Table 4-133. ROM_TEST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------|------|-------|---|
| 31-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | TEST_SECUREROM | R/W | 0h | Selects the different modes for SECUREROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn |
| 1-0 | TEST_BOOTROM | R/W | 0h | Selects the different modes for BOOTROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn |

4.15.7.18 ROM_FORCE_ERROR Register (Offset = A4h) [Reset = 00000000h]

ROM_FORCE_ERROR is shown in [Figure 4-120](#) and described in [Table 4-134](#).

Return to the [Summary Table](#).

ROM Force Error register

Figure 4-120. ROM_FORCE_ERROR Register

| | | | | | | | |
|----------|----|----|----|----------|----------|-------------------------------|-------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | FORCE_SECU REROM_ERRO R | FORCE_BOOT ROM_ERROR |
| R-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-134. ROM_FORCE_ERROR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------------------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | FORCE_SECUREROM_E RROR | R/W | 0h | Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn |
| 0 | FORCE_BOOTROM_ERR OR | R/W | 0h | Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn |

4.15.8 MEMORY_ERROR_REGS Registers

Table 4-135 lists the memory-mapped registers for the MEMORY_ERROR_REGS registers. All register offset addresses not listed in **Table 4-135** should be considered as reserved locations and the register contents should not be modified.

Table 4-135. MEMORY_ERROR_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|--|------------------|---------|
| 0h | UCERRFLG | Uncorrectable Error Flag Register | | Go |
| 2h | UCERRSET | Uncorrectable Error Flag Set Register | EALLOW | Go |
| 4h | UCERRCLR | Uncorrectable Error Flag Clear Register | EALLOW | Go |
| 6h | UCCPUREADDR | Uncorrectable CPU Read Error Address | | Go |
| 1Ch | FLUCERRSTATUS | Flash read uncorrectable ecc err status | | Go |
| 1Eh | FLCERRSTATUS | Flash read correctable ecc err status | | Go |
| 20h | CERRFLG | Correctable Error Flag Register | | Go |
| 22h | CERRSET | Correctable Error Flag Set Register | EALLOW | Go |
| 24h | CERRCLR | Correctable Error Flag Clear Register | EALLOW | Go |
| 26h | CCPUREADDR | Correctable CPU Read Error Address | | Go |
| 2Eh | CERRCNT | Correctable Error Count Register | | Go |
| 30h | CERRTHRES | Correctable Error Threshold Value Register | EALLOW | Go |
| 32h | CEINTFLG | Correctable Error Interrupt Flag Status Register | | Go |
| 34h | CEINTCLR | Correctable Error Interrupt Flag Clear Register | EALLOW | Go |
| 36h | CEINTSET | Correctable Error Interrupt Flag Set Register | EALLOW | Go |
| 38h | CEINTEN | Correctable Error Interrupt Enable Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-136** shows the codes that are used for access types in this section.

Table 4-136. MEMORY_ERROR_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.8.1 UCERRFLG Register (Offset = 0h) [Reset = 00000000h]

UCERRFLG is shown in [Figure 4-121](#) and described in [Table 4-137](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Register

Figure 4-121. UCERRFLG Register

| | | | | | | | |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | CPURDERR |
| R-0h |

Table 4-137. UCERRFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | CPURDERR | R | 0h | CPU Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during CPU read. Reset type: SYSRSn |

4.15.8.2 UCERRSET Register (Offset = 2h) [Reset = 00000000h]

UCERRSET is shown in [Figure 4-122](#) and described in [Table 4-138](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Set Register

Figure 4-122. UCERRSET Register

| | | | | | | | |
|----------|------------|----------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | CPURDERR |
| R-0h | R-0/W1S-0h | R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-138. UCERRSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | CPURDERR | R-0/W1S | 0h | 0: No action. 1: CPU Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn |

4.15.8.3 UCERRCLR Register (Offset = 4h) [Reset = 00000000h]

UCERRCLR is shown in [Figure 4-123](#) and described in [Table 4-139](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Clear Register

Figure 4-123. UCERRCLR Register

| | | | | | | | |
|----------|------------|----------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | CPURDERR |
| R-0h | R-0/W1S-0h | R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-139. UCERRCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | CPURDERR | R-0/W1S | 0h | 0: No action. 1: CPU Read Error Flag in UCERRFLG register will be cleared. Reset type: SYSRSn |

4.15.8.4 UCCPUREADDR Register (Offset = 6h) [Reset = 00000000h]

UCCPUREADDR is shown in [Figure 4-124](#) and described in [Table 4-140](#).

Return to the [Summary Table](#).

Uncorrectable CPU Read Error Address

Figure 4-124. UCCPUREADDR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UCCPUREADDR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-140. UCCPUREADDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 31-0 | UCCPUREADDR | R | 0h | This register captures the address location for which CPU read/fetch access resulted in uncorrectable ECC/Parity error. Reset type: SYSRSn |

4.15.8.5 FLUCERRSTATUS Register (Offset = 1Ch) [Reset = 00000000h]

FLUCERRSTATUS is shown in [Figure 4-125](#) and described in [Table 4-141](#).

Return to the [Summary Table](#).

Flash read uncorrectable ecc err status

Figure 4-125. FLUCERRSTATUS Register

| | | | | | | | |
|----------|----|----|----|----|----|-------------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | DIAG_H_FAIL | UNC_ERR_H |
| R-0h | | | | | | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | DIAG_L_FAIL | UNC_ERR_L |
| R-0h | | | | | | R-0h | R-0h |

Table 4-141. FLUCERRSTATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|---|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9 | DIAG_H_FAIL | R | 0h | <p>Status of redundant and functional ECC logic comparison check. 0 : Status of redundant and functional ECC logic comparison passed. 1 : Status of redundant and functional ECC logic comparison failed.</p> <p>Note :</p> <ul style="list-style-type: none"> * The field gets updated along with UNC_ERR_H * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |
| 8 | UNC_ERR_H | R | 0h | <p>Uncorrectable error. A value of 1 indicates that an un-correctable error occurred in upper 64bits of a 128-bit aligned address.</p> <p>Note :</p> <ul style="list-style-type: none"> * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1 | DIAG_L_FAIL | R | 0h | <p>Status of redundant and functional ECC logic comparison check. 0 : Status of redundant and functional ECC logic comparison passed. 1 : Status of redundant and functional ECC logic comparison failed.</p> <p>Note :</p> <ul style="list-style-type: none"> * The field gets updated along with UNC_ERR_L * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |
| 0 | UNC_ERR_L | R | 0h | <p>Uncorrectable error. A value of 1 indicates that an un-correctable error occurred in lower 64bits of a 128-bit aligned address.</p> <p>Note :</p> <ul style="list-style-type: none"> * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |

4.15.8.6 FLCERRSTATUS Register (Offset = 1Eh) [Reset = 00000000h]

FLCERRSTATUS is shown in [Figure 4-126](#) and described in [Table 4-142](#).

Return to the [Summary Table](#).

Flash read correctable ecc err status

Figure 4-126. FLCERRSTATUS Register

| | | | | | | | |
|-----------|------------|------------|-----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | ERR_TYPE_H | ERR_POS_H | | | | |
| R-0h | | R-0h | R-0h | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ERR_POS_H | ERR_TYPE_L | ERR_POS_L | | | | | |
| R-0h | | R-0h | R-0h | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | RESERVED | FAIL_1_H | FAIL_0_H | RESERVED | FAIL_1_L | FAIL_0_L |
| R-0h | | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-142. FLCERRSTATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 31-30 | RESERVED | R | 0h | Reserved |
| 29 | ERR_TYPE_H | R | 0h | <p>Error type</p> <p>0 Indicates that a single bit error occurred in upper 64 data bits of a 128-bit aligned address.</p> <p>1 Indicates that a single bit error occurred in ECC check bits of upper 64bits of a 128-bit aligned address.</p> <p>Note :</p> <ul style="list-style-type: none"> * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. <p>Reset type: SYSRSn</p> |
| 28-23 | ERR_POS_H | R | 0h | <p>Error position. Bit position of the single bit error in upper 64bits of a 128-bit aligned address. The position is interpreted depending on whether the ERR_TYPE bit indicates a check bit or a data bit. If ERR_TYPE indicates a check bit error, the error position could range from 0 to 7, else it could range from 0 to 63.</p> <p>Note :</p> <ul style="list-style-type: none"> * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. <p>Reset type: SYSRSn</p> |
| 22 | ERR_TYPE_L | R | 0h | <p>Error type</p> <p>0 Indicates that a single bit error occurred in lower 64 data bits of a 128-bit aligned address.</p> <p>1 Indicates that a single bit error occurred in ECC check bits of lower 64bits of a 128-bit aligned address.</p> <p>Note :</p> <ul style="list-style-type: none"> * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. <p>Reset type: SYSRSn</p> |

Table 4-142. FLCERRSTATUS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 21-16 | ERR_POS_L | R | 0h | <p>Error position. Bit position of the single bit error in lower 64bits of a 128-bit aligned address. The position is interpreted depending on whether the ERR_TYPE bit indicates a check bit or a data bit. If ERR_TYPE indicates a check bit error, the error position could range from 0 to 7, else it could range from 0 to 63.</p> <p>Note :</p> <ul style="list-style-type: none"> * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. <p>Reset type: SYSRSn</p> |
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | FAIL_1_H | R | 0h | <p>Fail on 1.</p> <p>0 Fail on 1 single bit error did not occur in upper 64bits of a 128-bit aligned address.</p> <p>1 A value of 1 would indicate that a single bit error occurred in upper 64bits of a 128-bit aligned address and the corrected value was 1.</p> <p>Note :</p> <ul style="list-style-type: none"> * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |
| 3 | FAIL_0_H | R | 0h | <p>Fail on 0.</p> <p>0 Fail on 0 single bit error did not occur in upper 64bits of a 128-bit aligned address.</p> <p>1 A value of 1 would indicate that a single bit error occurred in upper 64bits of a 128-bit aligned address and the corrected value was 0.</p> <p>\Note :</p> <ul style="list-style-type: none"> * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | FAIL_1_L | R | 0h | <p>Fail on 1.</p> <p>0 Fail on 1 single bit error did not occur in lower 64bits of a 128-bit aligned address.</p> <p>1 A value of 1 would indicate that a single bit error occurred in lower 64bits of a 128-bit aligned address and the corrected value was 1.</p> <p>Note :</p> <ul style="list-style-type: none"> * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |
| 0 | FAIL_0_L | R | 0h | <p>Fail on 0.</p> <p>0 Fail on 0 single bit error did not occur in lower 64bits of 128-bit data.</p> <p>1 Would indicate that a single bit error occurred in lower 64bits of a 128-bit aligned address and the corrected value was 0.</p> <p>Note :</p> <ul style="list-style-type: none"> * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. <p>Reset type: SYSRSn</p> |

4.15.8.7 CERRFLG Register (Offset = 20h) [Reset = 00000000h]

CERRFLG is shown in [Figure 4-127](#) and described in [Table 4-143](#).

Return to the [Summary Table](#).

Correctable Error Flag Register

Figure 4-127. CERRFLG Register

| | | | | | | | |
|----------|----|----|----|----------|----|----------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | | RESERVED | |
| R-0h | | | | R-0h | | R-0h | |
| R-0h | | | | R-0h | | R-0h | |
| CPURDERR | | | | | | | |

Table 4-143. CERRFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | CPURDERR | R | 0h | CPU Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during CPU read. Reset type: SYSRSn |

4.15.8.8 CERRSET Register (Offset = 22h) [Reset = 00000000h]

CERRSET is shown in [Figure 4-128](#) and described in [Table 4-144](#).

Return to the [Summary Table](#).

Correctable Error Flag Set Register

Figure 4-128. CERRSET Register

| | | | | | | | |
|----------|----|----|----|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | CPURDERR |
| R-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-144. CERRSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | CPURDERR | R-0/W1S | 0h | 0: No action. 1: CPU Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn |

4.15.8.9 CERRCLR Register (Offset = 24h) [Reset = 00000000h]

CERRCLR is shown in [Figure 4-129](#) and described in [Table 4-145](#).

Return to the [Summary Table](#).

Correctable Error Flag Clear Register

Figure 4-129. CERRCLR Register

| | | | | | | | |
|----------|----|----|----|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | CPURDERR |
| R-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-145. CERRCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | CPURDERR | R-0/W1S | 0h | 0: No action. 1: CPU Read Error Flag in CERRFLG register will be cleared. Reset type: SYSRSn |

4.15.8.10 CCPUREADDR Register (Offset = 26h) [Reset = 00000000h]

CCPUREADDR is shown in [Figure 4-130](#) and described in [Table 4-146](#).

Return to the [Summary Table](#).

Correctable CPU Read Error Address

Figure 4-130. CCPUREADDR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CCPUREADDR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-146. CCPUREADDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-0 | CCPUREADDR | R | 0h | This register captures the address location for which CPU read/fetch access resulted in correctable ECC error. Reset type: SYSRSn |

4.15.8.11 CERRCNT Register (Offset = 2Eh) [Reset = 00000000h]

CERRCNT is shown in [Figure 4-131](#) and described in [Table 4-147](#).

Return to the [Summary Table](#).

Correctable Error Count Register

Figure 4-131. CERRCNT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CERRCNT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-147. CERRCNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 31-0 | CERRCNT | R | 0h | This register holds the count of how many times correctable error occurred. Reset type: SYSRSn |

4.15.8.12 CERRTHRES Register (Offset = 30h) [Reset = 00000000h]

CERRTHRES is shown in [Figure 4-132](#) and described in [Table 4-148](#).

Return to the [Summary Table](#).

Correctable Error Threshold Value Register

Figure 4-132. CERRTHRES Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | CERRTHRES | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 4-148. CERRTHRES Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-0 | CERRTHRES | R/W | 0h | When value in CERRCNT register is greater than value configured in this register, correctable interrupt gets generated, if enabled. Reset type: SYSRSn |

4.15.8.13 CEINTFLG Register (Offset = 32h) [Reset = 00000000h]

CEINTFLG is shown in [Figure 4-133](#) and described in [Table 4-149](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Status Register

Figure 4-133. CEINTFLG Register

| | | | | | | | |
|----------|----|----|----|----|----|----|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | CEINTFLAG |
| R-0h | | | | | | | |

Table 4-149. CEINTFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-1 | RESERVED | R | 0h | Reserved |
| 0 | CEINTFLAG | R | 0h | Total corrected error count exceeded threshold Flag 0: Total correctable errors < Threshold value configured in CERRTHRES register. 1: Total correctable errors >= Threshold value configured in CERRTHRES register. Reset type: SYSRSn |

4.15.8.14 CEINTCLR Register (Offset = 34h) [Reset = 00000000h]

CEINTCLR is shown in [Figure 4-134](#) and described in [Table 4-150](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Clear Register

Figure 4-134. CEINTCLR Register

| | | | | | | | |
|------------|----|----|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | CEINTCLR |
| R-0/W1S-0h | | | | | | | |

Table 4-150. CEINTCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-1 | RESERVED | R | 0h | Reserved |
| 0 | CEINTCLR | R-0/W1S | 0h | 0: No action. 1: Total corrected error count exceeded flag in CEINTFLG register will be cleared. Reset type: SYSRSn |

4.15.8.15 CEINTSET Register (Offset = 36h) [Reset = 00000000h]

CEINTSET is shown in [Figure 4-135](#) and described in [Table 4-151](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Set Register

Figure 4-135. CEINTSET Register

| | | | | | | | |
|------------|----|----|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | CEINTSET |
| R-0/W1S-0h | | | | | | | |

Table 4-151. CEINTSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-1 | RESERVED | R | 0h | Reserved |
| 0 | CEINTSET | R-0/W1S | 0h | 0: No action. 1: Total corrected error count exceeded flag in CEINTFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn |

4.15.8.16 CEINTEN Register (Offset = 38h) [Reset = 00000000h]

CEINTEN is shown in [Figure 4-136](#) and described in [Table 4-152](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Enable Register

Figure 4-136. CEINTEN Register

| | | | | | | | |
|----------|----|----|----|----|----|----|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | CEINTEN |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |

Table 4-152. CEINTEN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-1 | RESERVED | R | 0h | Reserved |
| 0 | CEINTEN | R/W | 0h | 0: Correctable Error Interrupt is disabled. 1: Correctable Error Interrupt is enabled. Reset type: SYSRSn |

4.15.9 NMI_INTERRUPT_REGS Registers

Table 4-153 lists the memory-mapped registers for the NMI_INTERRUPT_REGS registers. All register offset addresses not listed in **Table 4-153** should be considered as reserved locations and the register contents should not be modified.

Table 4-153. NMI_INTERRUPT_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-------------|---------------------------------------|------------------|---------|
| 0h | NMICFG | NMI Configuration Register | EALLOW | Go |
| 1h | NMIFLG | NMI Flag Register (SYSRsn Clear) | | Go |
| 2h | NMIFLGCLR | NMI Flag Clear Register | EALLOW | Go |
| 3h | NMIFLGFRC | NMI Flag Force Register | EALLOW | Go |
| 4h | NMIWDCNT | NMI Watchdog Counter Register | | Go |
| 5h | NMIWDPRD | NMI Watchdog Period Register | EALLOW | Go |
| 6h | NMISHDFLG | NMI Shadow Flag Register | | Go |
| 7h | ERRORSTS | Error pin status | | Go |
| 8h | ERRORSTSCLR | ERRORSTS clear register | EALLOW | Go |
| 9h | ERRORSTSFRC | ERRORSTS force register | EALLOW | Go |
| Ah | ERRORCTL | Error pin control register | EALLOW | Go |
| Bh | ERRORLOCK | Lock register to Error pin registers. | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-154** shows the codes that are used for access types in this section.

Table 4-154. NMI_INTERRUPT_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.9.1 NMICFG Register (Offset = 0h) [Reset = 0000h]

NMICFG is shown in [Figure 4-137](#) and described in [Table 4-155](#).

Return to the [Summary Table](#).

NMI Configuration Register

Figure 4-137. NMICFG Register

| | | | | | | | | | |
|----------|----|----|----|----|----|------|---|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RESERVED | | | | | | | | | |
| R-0-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | NMIE | | | |
| R-0-0h | | | | | | | | | |
| R/W1S-0h | | | | | | | | | |

Table 4-155. NMICFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|-------|-------|---|
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | NMIE | R/W1S | 0h | When set to 1 any condition will generate an NMI interrupt to the C28 CPU and kick off the NMI watchdog counter. As part of boot sequence this bit should be set after the device security related initialization is complete. 0 NMI disabled 1 NMI enabled Reset type: SYSRSn |

4.15.9.2 NMIFLG Register (Offset = 1h) [Reset = 0000h]

NMIFLG is shown in [Figure 4-138](#) and described in [Table 4-156](#).

Return to the [Summary Table](#).

NMI Flag Register (SYSRSn Clear)

Figure 4-138. NMIFLG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|----------|------------------|----------|-----------|----------|
| RESERVED | RESERVED | SWERR | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | LSCMPERR | REGPARITYER R | UNCERR | CLOCKFAIL | NMIINT |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-156. NMIFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|--|
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R | 0h | Reserved |
| 13 | SWERR | R | 0h | SW Error Force NMI Flag: This bit indicates if an NMI was forced through the NMIFLGRC register. This bit can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by an SYSRSn reset: 0 No SW Error force Generated 1 SW Error NMI is forced by SW. No further NMI pulses are generated until this flag is cleared by the user. Reset type: SYSRSn |
| 12 | RESERVED | R | 0h | Reserved |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | LSCMPERR | R | 0h | Lockstep Compare Error NMI Flag: This bit indicates if a lockstep compare error has happened. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No Lockstep error condition pending 1, Lockstep Error condition generated Reset type: SYSRSn |
| 3 | REGPARITYERR | R | 0h | Register Parity Error NMI Flag: This bit indicates if a register parity mismatch has happened. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No register parity error condition pending 1, Register parity error condition generated Reset type: SYSRSn |

Table 4-156. NMIFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 2 | UNCERR | R | 0h | Flash/RAM/ROM Uncorrectable Error NMI Flag: This bit indicates if an uncorrectable error occurred on a memory access (by any master) and that condition is latched. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No uncorrectable error condition pending 1, uncorrectable error condition generated Reset type: SYSRSn |
| 1 | CLOCKFAIL | R | 0h | Clock Fail Interrupt Flag: These bits indicates if the CLOCKFAIL condition is latched. These bits can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by SYSRSn reset: 0, No CLOCKFAIL Condition Pending 1, CLOCKFAIL Condition Generated Reset type: SYSRSn |
| 0 | NMIINT | R | 0h | NMI Interrupt Flag: This bit indicates if an NMI interrupt was generated. This bit can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by SYSRSn reset: 0 No NMI Interrupt Generated 1 NMI Interrupt Generated No further NMI interrupts pulses are generated until this flag is cleared by the user. Reset type: SYSRSn |

4.15.9.3 NMIFLGCLR Register (Offset = 2h) [Reset = 0000h]

NMIFLGCLR is shown in [Figure 4-139](#) and described in [Table 4-157](#).

Return to the [Summary Table](#).

NMI Flag Clear Register

Figure 4-139. NMIFLGCLR Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|------------|------------|------------|------------------|------------|------------|------------|
| RESERVED | RESERVED | SWERR | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | LSCMPERR | REGPARITYER R | UNCERR | CLOCKFAIL | NMIINT |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-157. NMIFLGCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------|---------|-------|--|
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | SWERR | R-0/W1S | 0h | Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |
| 11 | RESERVED | R-0/W1S | 0h | Reserved |
| 10 | RESERVED | R-0/W1S | 0h | Reserved |
| 9 | RESERVED | R-0/W1S | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R-0/W1S | 0h | Reserved |
| 6 | RESERVED | R-0/W1S | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | LSCMPERR | R-0/W1S | 0h | Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn |
| 3 | REGPARITYERR | R-0/W1S | 0h | Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn |

Table 4-157. NMIFLGCLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 2 | UNCERR | R-0/W1S | 0h | <p>Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. <p>Reset type: SYSRSn</p> |
| 1 | CLOCKFAIL | R-0/W1S | 0h | <p>Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. <p>Reset type: SYSRSn</p> |
| 0 | NMIINT | R-0/W1S | 0h | <p>Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. <p>Reset type: SYSRSn</p> |

4.15.9.4 NMIFLGFRC Register (Offset = 3h) [Reset = 0000h]

NMIFLGFRC is shown in [Figure 4-140](#) and described in [Table 4-158](#).

Return to the [Summary Table](#).

NMI Flag Force Register

Figure 4-140. NMIFLGFRC Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|------------|------------|------------|------------------|------------|------------|------------|
| RESERVED | RESERVED | SWERR | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | LSCMPERR | REGPARITYER R | UNCERR | CLOCKFAIL | RESERVED |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0-0h |

Table 4-158. NMIFLGFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------|---------|-------|--|
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | SWERR | R-0/W1S | 0h | Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |
| 11 | RESERVED | R-0/W1S | 0h | Reserved |
| 10 | RESERVED | R-0/W1S | 0h | Reserved |
| 9 | RESERVED | R-0/W1S | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R-0/W1S | 0h | Reserved |
| 6 | RESERVED | R-0/W1S | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | LSCMPERR | R-0/W1S | 0h | Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn |
| 3 | REGPARITYERR | R-0/W1S | 0h | Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn |
| 2 | UNCERR | R-0/W1S | 0h | Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn |
| 1 | CLOCKFAIL | R-0/W1S | 0h | Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn |
| 0 | RESERVED | R-0 | 0h | Reserved |

4.15.9.5 NMIWDCNT Register (Offset = 4h) [Reset = 0000h]

NMIWDCNT is shown in [Figure 4-141](#) and described in [Table 4-159](#).

Return to the [Summary Table](#).

NMI Watchdog Counter Register

Figure 4-141. NMIWDCNT Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NMIWDCNT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NMIWDCNT | | | | | | | |
| R-0h | | | | | | | |

Table 4-159. NMIWDCNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-0 | NMIWDCNT | R | 0h | <p>NMI Watchdog Counter: This 16-bit incremental counter will start incrementing whenever any one of the enabled FAIL flags are set. If the counter reaches the period value, an NMIRS_n signal is fired which will then resets the system. The counter will reset to zero when it reaches the period value and will then restart counting if any of the enabled FAIL flags are set.</p> <p>If no enabled FAIL flag is set, then the counter will reset to zero and remain at zero until an enabled FAIL flag is set.</p> <p>Normally, the software would respond to the NMI interrupt generated and clear the offending FLAG(s) before the NMI watchdog triggers a reset. In some situations, the software may decide to allow the watchdog to reset the device anyway.</p> <p>The counter is clocked at the SYSCLKOUT rate.</p> <p>Reset type: SYSRS_n</p> |

4.15.9.6 NMIWDPRD Register (Offset = 5h) [Reset = FFFFh]

NMIWDPRD is shown in Figure 4-142 and described in Table 4-160.

Return to the [Summary Table](#).

NMI Watchdog Period Register

Figure 4-142. NMIWDPRD Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NMIWDPRD | | | | | | | |
| R/W-FFFFh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NMIWDPRD | | | | | | | |
| R/W-FFFFh | | | | | | | |

Table 4-160. NMIWDPRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-0 | NMIWDPRD | R/W | FFFFh | NMI Watchdog Period: This 16-bit value contains the period value at which a reset is generated when the watchdog counter matches. At reset this value is set at the maximum. The software can decrease the period value at initialization time. Writing a PERIOD value that is smaller than the current counter value will automatically force an NMIRS _n and hence reset the watchdog counter. Reset type: SYSRS _n |

4.15.9.7 NMISHDFLG Register (Offset = 6h) [Reset = 0000h]

NMISHDFLG is shown in Figure 4-143 and described in Table 4-161.

Return to the [Summary Table](#).

NMI Shadow Flag Register

Figure 4-143. NMISHDFLG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|----------|------------------|----------|-----------|----------|
| RESERVED | RESERVED | SWERR | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | LSCMPERR | REGPARITYER R | UNCERR | CLOCKFAIL | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-161. NMISHDFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|--|
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14 | RESERVED | R | 0h | Reserved |
| 13 | SWERR | R | 0h | Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn |
| 12 | RESERVED | R | 0h | Reserved |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | LSCMPERR | R | 0h | Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn |
| 3 | REGPARITYERR | R | 0h | Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn |

Table 4-161. NMISHDFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|--|
| 2 | UNCERR | R | 0h | <p>Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] This register is added to keep the definition of System Control Reset Cause Register Clean. <p>Reset type: PORESETn</p> |
| 1 | CLOCKFAIL | R | 0h | <p>Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] This register is added to keep the definition of System Control Reset Cause Register Clean. <p>Reset type: PORESETn</p> |
| 0 | RESERVED | R-0 | 0h | Reserved |

4.15.9.8 ERRORSTS Register (Offset = 7h) [Reset = 0000h]

ERRORSTS is shown in [Figure 4-144](#) and described in [Table 4-162](#).

Return to the [Summary Table](#).

Error pin status

Figure 4-144. ERRORSTS Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|-------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | PINSTS | ERROR |
| R-0-0h | | | | | | R-0h | R-0h |

Table 4-162. ERRORSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | PINSTS | R | 0h | 0, Error Pin is 0 1, Error Pin is 1 Reset type: PORESETn |
| 0 | ERROR | R | 0h | 0, None of the error sources were triggered. 1, One or more of the error sources triggered, or ERRORSTS.ERROR was set by a write of 1 to ERRORSTSFRC.ERROR bit. Once set, the ERROR flag can be cleared by writing 1 to ERRORSTSCLR.ERROR bit. Following are the events/triggers which can set this bit: 1. nmi interrupt on C28x 2. Watchdog reset 3. Error on a Pie vector fetch 4. Efuse error On a read of this bit, the pin Error pin state will be returned. Reset type: PORESETn |

4.15.9.9 ERRORSTSCLR Register (Offset = 8h) [Reset = 0000h]

ERRORSTSCLR is shown in [Figure 4-145](#) and described in [Table 4-163](#).

Return to the [Summary Table](#).

ERRORSTS clear register

Figure 4-145. ERRORSTSCLR Register

| | | | | | | | |
|----------|----|----|----|----|----|---|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | ERROR |
| R-0-0h | | | | | | | R-0/W1S-0h |

Table 4-163. ERRORSTSCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERROR | R-0/W1S | 0h | 0, No effect 1, ERRORSTS.ERROR is cleared to 0 Reset type: PORESETn |

4.15.9.10 ERRORSTSFR Register (Offset = 9h) [Reset = 0000h]

ERRORSTSFR is shown in [Figure 4-146](#) and described in [Table 4-164](#).

Return to the [Summary Table](#).

ERRORSTS force register

Figure 4-146. ERRORSTSFR Register

| | | | | | | | | | |
|------------|----|----|----|----|----|-------|---|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RESERVED | | | | | | | | | |
| R-0-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | ERROR | | | |
| R-0-0h | | | | | | | | | |
| R-0/W1S-0h | | | | | | | | | |

Table 4-164. ERRORSTSFR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERROR | R-0/W1S | 0h | 0, No effect 1, ERRORSTS.ERROR is set to 1 Reset type: PORESETn |

4.15.9.11 ERRORCTL Register (Offset = Ah) [Reset = 0000h]

ERRORCTL is shown in [Figure 4-147](#) and described in [Table 4-165](#).

Return to the [Summary Table](#).

Error pin control register

Figure 4-147. ERRORCTL Register

| | | | | | | | |
|----------|----|----|----|----|----|---|------------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | ERRORPOLSEL L |
| R-0-0h | | | | | | | R/W-0h |

Table 4-165. ERRORCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERRORPOLSEL | R/W | 0h | 0, If ERRORSTS.ERROR is 1, Error pin will be driven with a value of 0, else 1. 1, If ERRORSTS.ERROR is 1, Error pin will be driven with a value of 1, else 0. Reset type: PORRESETn |

4.15.9.12 ERRORLOCK Register (Offset = Bh) [Reset = 0000h]

ERRORLOCK is shown in [Figure 4-148](#) and described in [Table 4-166](#).

Return to the [Summary Table](#).

Lock register to Error pin registers.

Figure 4-148. ERRORLOCK Register

| | | | | | | | | | |
|------------|----|----|----|----|----|----------|---|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RESERVED | | | | | | | | | |
| R-0-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | ERRORCTL | | | |
| R-0-0h | | | | | | | | | |
| R/WOnce-0h | | | | | | | | | |

Table 4-166. ERRORLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERRORCTL | R/WOnce | 0h | 0, Writes to ERRORCTL register allowed. 1, Writes to ERRORCTL register is blocked. Writes of 0 to this bit has no effect. Write of 1 will set this bit, cleared only on a SYSRSn. Reset type: SYSRSn |

4.15.10 PIE_CTRL_REGS Registers

Table 4-167 lists the memory-mapped registers for the PIE_CTRL_REGS registers. All register offset addresses not listed in **Table 4-167** should be considered as reserved locations and the register contents should not be modified.

Table 4-167. PIE_CTRL_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|------------------------------------|------------------|---------|
| 0h | PIECTRL | ePIE Control Register | Go | |
| 1h | PIEACK | Interrupt Acknowledge Register | Go | |
| 2h | PIEIER1 | Interrupt Group 1 Enable Register | Go | |
| 3h | PIEIFR1 | Interrupt Group 1 Flag Register | Go | |
| 4h | PIEIER2 | Interrupt Group 2 Enable Register | Go | |
| 5h | PIEIFR2 | Interrupt Group 2 Flag Register | Go | |
| 6h | PIEIER3 | Interrupt Group 3 Enable Register | Go | |
| 7h | PIEIFR3 | Interrupt Group 3 Flag Register | Go | |
| 8h | PIEIER4 | Interrupt Group 4 Enable Register | Go | |
| 9h | PIEIFR4 | Interrupt Group 4 Flag Register | Go | |
| Ah | PIEIER5 | Interrupt Group 5 Enable Register | Go | |
| Bh | PIEIFR5 | Interrupt Group 5 Flag Register | Go | |
| Ch | PIEIER6 | Interrupt Group 6 Enable Register | Go | |
| Dh | PIEIFR6 | Interrupt Group 6 Flag Register | Go | |
| Eh | PIEIER7 | Interrupt Group 7 Enable Register | Go | |
| Fh | PIEIFR7 | Interrupt Group 7 Flag Register | Go | |
| 10h | PIEIER8 | Interrupt Group 8 Enable Register | Go | |
| 11h | PIEIFR8 | Interrupt Group 8 Flag Register | Go | |
| 12h | PIEIER9 | Interrupt Group 9 Enable Register | Go | |
| 13h | PIEIFR9 | Interrupt Group 9 Flag Register | Go | |
| 14h | PIEIER10 | Interrupt Group 10 Enable Register | Go | |
| 15h | PIEIFR10 | Interrupt Group 10 Flag Register | Go | |
| 16h | PIEIER11 | Interrupt Group 11 Enable Register | Go | |
| 17h | PIEIFR11 | Interrupt Group 11 Flag Register | Go | |
| 18h | PIEIER12 | Interrupt Group 12 Enable Register | Go | |
| 19h | PIEIFR12 | Interrupt Group 12 Flag Register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 4-168** shows the codes that are used for access types in this section.

Table 4-168. PIE_CTRL_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--------------------|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |

**Table 4-168. PIE_CTRL_REGS Access Type Codes
(continued)**

| Access Type | Code | Description |
|-------------|------|--|
| -n | | Value after reset or the default value |

4.15.10.1 PIECTRL Register (Offset = 0h) [Reset = 0000h]

PIECTRL is shown in [Figure 4-149](#) and described in [Table 4-169](#).

Return to the [Summary Table](#).

ePIE Control Register

Figure 4-149. PIECTRL Register

| | | | | | | | |
|---------|----|----|----|----|----|---|-------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PIEVECT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PIEVECT | | | | | | | ENPIE |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |

Table 4-169. PIECTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 15-1 | PIEVECT | R | 0h | <p>These bits indicate the vector address of the vector fetched from the ePIE vector table. The least significant bit of the address is ignored and only bits 1 to 15 of the address are shown. The vector value can be read by the user to determine which interrupt generated the vector fetch.</p> <p>Note: When a NMI is serviced, the PIEVECT bit-field does not reflect the vector as it does for other interrupts.</p> <p>Reset type: SYSRSn</p> |
| 0 | ENPIE | R/W | 0h | <p>Enable vector fetching from ePIE block. This bit must be set to 1 for peripheral interrupts to work. All ePIE registers (PIEACK, PIEIFR, PIEIER) can be accessed even when the ePIE block is disabled.</p> <p>Reset type: SYSRSn</p> |

4.15.10.2 PIEACK Register (Offset = 1h) [Reset = 0000h]

PIEACK is shown in [Figure 4-150](#) and described in [Table 4-170](#).

Return to the [Summary Table](#).

Acknowledge Register

When an interrupt propagates from the ePIE to a CPU interrupt line, the interrupt group's PIEACK bit is set. This prevents other interrupts in that group from propagating to the CPU while the first interrupt is handled. Writing a 1 to a PIEACK bit clears it and allows another interrupt from the corresponding group to propagate. ISRs for PIE interrupts should clear the group's PIEACK bit before returning from the interrupt.

Writes of 0 are ignored.

Figure 4-150. PIEACK Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED | | | | ACK12 | ACK11 | ACK10 | ACK9 |
| R-0-0h | | | | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ACK8 | ACK7 | ACK6 | ACK5 | ACK4 | ACK3 | ACK2 | ACK1 |
| R/W1S-0h |

Table 4-170. PIEACK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11 | ACK12 | R/W1S | 0h | Acknowledge PIE Interrupt Group 12 Reset type: SYSRSn |
| 10 | ACK11 | R/W1S | 0h | Acknowledge PIE Interrupt Group 11 Reset type: SYSRSn |
| 9 | ACK10 | R/W1S | 0h | Acknowledge PIE Interrupt Group 10 Reset type: SYSRSn |
| 8 | ACK9 | R/W1S | 0h | Acknowledge PIE Interrupt Group 9 Reset type: SYSRSn |
| 7 | ACK8 | R/W1S | 0h | Acknowledge PIE Interrupt Group 8 Reset type: SYSRSn |
| 6 | ACK7 | R/W1S | 0h | Acknowledge PIE Interrupt Group 7 Reset type: SYSRSn |
| 5 | ACK6 | R/W1S | 0h | Acknowledge PIE Interrupt Group 6 Reset type: SYSRSn |
| 4 | ACK5 | R/W1S | 0h | Acknowledge PIE Interrupt Group 5 Reset type: SYSRSn |
| 3 | ACK4 | R/W1S | 0h | Acknowledge PIE Interrupt Group 4 Reset type: SYSRSn |
| 2 | ACK3 | R/W1S | 0h | Acknowledge PIE Interrupt Group 3 Reset type: SYSRSn |
| 1 | ACK2 | R/W1S | 0h | Acknowledge PIE Interrupt Group 2 Reset type: SYSRSn |
| 0 | ACK1 | R/W1S | 0h | Acknowledge PIE Interrupt Group 1 Reset type: SYSRSn |

4.15.10.3 PIEIER1 Register (Offset = 2h) [Reset = 0000h]

PIEIER1 is shown in [Figure 4-151](#) and described in [Table 4-171](#).

Return to the [Summary Table](#).

Interrupt Group 1 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-151. PIEIER1 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-171. PIEIER1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 1.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 1.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 1.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 1.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 1.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 1.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 1.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 1.1 Reset type: SYSRSn |

4.15.10.4 PIEIFR1 Register (Offset = 3h) [Reset = 0000h]

PIEIFR1 is shown in [Figure 4-152](#) and described in [Table 4-172](#).

Return to the [Summary Table](#).

Interrupt Group 1 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-152. PIEIFR1 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-172. PIEIFR1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 1.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 1.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 1.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 1.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 1.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 1.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 1.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 1.1 Reset type: SYSRSn |

4.15.10.5 PIEIER2 Register (Offset = 4h) [Reset = 0000h]

PIEIER2 is shown in [Figure 4-153](#) and described in [Table 4-173](#).

Return to the [Summary Table](#).

Interrupt Group 2 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-153. PIEIER2 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-173. PIEIER2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 2.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 2.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 2.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 2.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 2.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 2.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 2.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 2.1 Reset type: SYSRSn |

4.15.10.6 PIEIFR2 Register (Offset = 5h) [Reset = 0000h]

PIEIFR2 is shown in [Figure 4-154](#) and described in [Table 4-174](#).

Return to the [Summary Table](#).

Interrupt Group 2 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-154. PIEIFR2 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-174. PIEIFR2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 2.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 2.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 2.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 2.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 2.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 2.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 2.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 2.1 Reset type: SYSRSn |

4.15.10.7 PIEIER3 Register (Offset = 6h) [Reset = 0000h]

PIEIER3 is shown in [Figure 4-155](#) and described in [Table 4-175](#).

Return to the [Summary Table](#).

Interrupt Group 3 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-155. PIEIER3 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-175. PIEIER3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 3.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 3.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 3.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 3.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 3.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 3.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 3.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 3.1 Reset type: SYSRSn |

4.15.10.8 PIEIFR3 Register (Offset = 7h) [Reset = 0000h]

PIEIFR3 is shown in [Figure 4-156](#) and described in [Table 4-176](#).

Return to the [Summary Table](#).

Interrupt Group 3 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-156. PIEIFR3 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-176. PIEIFR3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 3.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 3.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 3.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 3.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 3.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 3.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 3.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 3.1 Reset type: SYSRSn |

4.15.10.9 PIEIER4 Register (Offset = 8h) [Reset = 0000h]

PIEIER4 is shown in [Figure 4-157](#) and described in [Table 4-177](#).

Return to the [Summary Table](#).

Interrupt Group 4 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-157. PIEIER4 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-177. PIEIER4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 4.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 4.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 4.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 4.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 4.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 4.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 4.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 4.1 Reset type: SYSRSn |

4.15.10.10 PIEIFR4 Register (Offset = 9h) [Reset = 0000h]

PIEIFR4 is shown in [Figure 4-158](#) and described in [Table 4-178](#).

Return to the [Summary Table](#).

Interrupt Group 4 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-158. PIEIFR4 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-178. PIEIFR4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 4.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 4.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 4.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 4.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 4.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 4.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 4.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 4.1 Reset type: SYSRSn |

4.15.10.11 PIEIER5 Register (Offset = Ah) [Reset = 0000h]

PIEIER5 is shown in [Figure 4-159](#) and described in [Table 4-179](#).

Return to the [Summary Table](#).

Interrupt Group 5 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-159. PIEIER5 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-179. PIEIER5 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 5.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 5.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 5.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 5.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 5.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 5.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 5.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 5.1 Reset type: SYSRSn |

4.15.10.12 PIEIFR5 Register (Offset = Bh) [Reset = 0000h]

PIEIFR5 is shown in [Figure 4-160](#) and described in [Table 4-180](#).

Return to the [Summary Table](#).

Interrupt Group 5 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-160. PIEIFR5 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-180. PIEIFR5 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 5.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 5.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 5.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 5.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 5.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 5.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 5.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 5.1 Reset type: SYSRSn |

4.15.10.13 PIEIER6 Register (Offset = Ch) [Reset = 0000h]

PIEIER6 is shown in [Figure 4-161](#) and described in [Table 4-181](#).

Return to the [Summary Table](#).

Interrupt Group 6 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-161. PIEIER6 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-181. PIEIER6 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 6.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 6.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 6.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 6.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 6.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 6.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 6.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 6.1 Reset type: SYSRSn |

4.15.10.14 PIEIFR6 Register (Offset = Dh) [Reset = 0000h]

PIEIFR6 is shown in [Figure 4-162](#) and described in [Table 4-182](#).

Return to the [Summary Table](#).

Interrupt Group 6 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-162. PIEIFR6 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-182. PIEIFR6 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 6.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 6.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 6.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 6.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 6.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 6.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 6.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 6.1 Reset type: SYSRSn |

4.15.10.15 PIEIER7 Register (Offset = Eh) [Reset = 0000h]

PIEIER7 is shown in [Figure 4-163](#) and described in [Table 4-183](#).

Return to the [Summary Table](#).

Interrupt Group 7 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-163. PIEIER7 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-183. PIEIER7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 7.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 7.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 7.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 7.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 7.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 7.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 7.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 7.1 Reset type: SYSRSn |

4.15.10.16 PIEIFR7 Register (Offset = Fh) [Reset = 0000h]

PIEIFR7 is shown in [Figure 4-164](#) and described in [Table 4-184](#).

Return to the [Summary Table](#).

Interrupt Group 7 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-164. PIEIFR7 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-184. PIEIFR7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 7.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 7.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 7.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 7.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 7.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 7.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 7.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 7.1 Reset type: SYSRSn |

4.15.10.17 PIEIER8 Register (Offset = 10h) [Reset = 0000h]

PIEIER8 is shown in [Figure 4-165](#) and described in [Table 4-185](#).

Return to the [Summary Table](#).

Interrupt Group 8 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-165. PIEIER8 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-185. PIEIER8 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 8.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 8.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 8.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 8.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 8.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 8.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 8.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 8.1 Reset type: SYSRSn |

4.15.10.18 PIEIFR8 Register (Offset = 11h) [Reset = 0000h]

PIEIFR8 is shown in [Figure 4-166](#) and described in [Table 4-186](#).

Return to the [Summary Table](#).

Interrupt Group 8 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-166. PIEIFR8 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-186. PIEIFR8 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 8.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 8.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 8.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 8.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 8.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 8.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 8.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 8.1 Reset type: SYSRSn |

4.15.10.19 PIEIER9 Register (Offset = 12h) [Reset = 0000h]

PIEIER9 is shown in [Figure 4-167](#) and described in [Table 4-187](#).

Return to the [Summary Table](#).

Interrupt Group 9 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-167. PIEIER9 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-187. PIEIER9 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 9.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 9.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 9.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 9.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 9.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 9.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 9.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 9.1 Reset type: SYSRSn |

4.15.10.20 PIEIFR9 Register (Offset = 13h) [Reset = 0000h]

PIEIFR9 is shown in [Figure 4-168](#) and described in [Table 4-188](#).

Return to the [Summary Table](#).

Interrupt Group 9 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-168. PIEIFR9 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-188. PIEIFR9 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 9.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 9.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 9.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 9.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 9.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 9.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 9.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 9.1 Reset type: SYSRSn |

4.15.10.21 PIEIER10 Register (Offset = 14h) [Reset = 0000h]

PIEIER10 is shown in [Figure 4-169](#) and described in [Table 4-189](#).

Return to the [Summary Table](#).

Interrupt Group 10 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-169. PIEIER10 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-189. PIEIER10 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 10.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 10.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 10.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 10.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 10.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 10.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 10.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 10.1 Reset type: SYSRSn |

4.15.10.22 PIEIFR10 Register (Offset = 15h) [Reset = 0000h]

PIEIFR10 is shown in [Figure 4-170](#) and described in [Table 4-190](#).

Return to the [Summary Table](#).

Interrupt Group 10 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-170. PIEIFR10 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-190. PIEIFR10 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 10.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 10.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 10.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 10.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 10.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 10.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 10.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 10.1 Reset type: SYSRSn |

4.15.10.23 PIEIER11 Register (Offset = 16h) [Reset = 0000h]

PIEIER11 is shown in [Figure 4-171](#) and described in [Table 4-191](#).

Return to the [Summary Table](#).

Interrupt Group 11 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-171. PIEIER11 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-191. PIEIER11 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 11.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 11.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 11.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 11.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 11.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 11.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 11.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 11.1 Reset type: SYSRSn |

4.15.10.24 PIEIFR11 Register (Offset = 17h) [Reset = 0000h]

PIEIFR11 is shown in [Figure 4-172](#) and described in [Table 4-192](#).

Return to the [Summary Table](#).

Interrupt Group 11 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-172. PIEIFR11 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-192. PIEIFR11 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 11.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 11.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 11.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 11.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 11.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 11.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 11.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 11.1 Reset type: SYSRSn |

4.15.10.25 PIEIER12 Register (Offset = 18h) [Reset = 0000h]

PIEIER12 is shown in [Figure 4-173](#) and described in [Table 4-193](#).

Return to the [Summary Table](#).

Interrupt Group 12 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

Figure 4-173. PIEIER12 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-193. PIEIER12 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Enable for Interrupt 12.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Enable for Interrupt 12.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Enable for Interrupt 12.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Enable for Interrupt 12.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Enable for Interrupt 12.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Enable for Interrupt 12.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Enable for Interrupt 12.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Enable for Interrupt 12.1 Reset type: SYSRSn |

4.15.10.26 PIEIFR12 Register (Offset = 19h) [Reset = 0000h]

PIEIFR12 is shown in [Figure 4-174](#) and described in [Table 4-194](#).

Return to the [Summary Table](#).

Interrupt Group 12 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

Figure 4-174. PIEIFR12 Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTx8 | INTx7 | INTx6 | INTx5 | INTx4 | INTx3 | INTx2 | INTx1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-194. PIEIFR12 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R/W | 0h | Reserved |
| 7 | INTx8 | R/W | 0h | Flag for Interrupt 12.8 Reset type: SYSRSn |
| 6 | INTx7 | R/W | 0h | Flag for Interrupt 12.7 Reset type: SYSRSn |
| 5 | INTx6 | R/W | 0h | Flag for Interrupt 12.6 Reset type: SYSRSn |
| 4 | INTx5 | R/W | 0h | Flag for Interrupt 12.5 Reset type: SYSRSn |
| 3 | INTx4 | R/W | 0h | Flag for Interrupt 12.4 Reset type: SYSRSn |
| 2 | INTx3 | R/W | 0h | Flag for Interrupt 12.3 Reset type: SYSRSn |
| 1 | INTx2 | R/W | 0h | Flag for Interrupt 12.2 Reset type: SYSRSn |
| 0 | INTx1 | R/W | 0h | Flag for Interrupt 12.1 Reset type: SYSRSn |

4.15.11 SYNC_SOC_REGS Registers

Table 4-195 lists the memory-mapped registers for the SYNC_SOC_REGS registers. All register offset addresses not listed in **Table 4-195** should be considered as reserved locations and the register contents should not be modified.

Table 4-195. SYNC_SOC_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-----------------|--|------------------|---------|
| 0h | SYNCSELECT | Sync Input and Output Select Register | EALLOW | Go |
| 2h | ADCSOCOUTSELECT | External ADCSOC Select Register | EALLOW | Go |
| 4h | SYNCSOCLOCK | SYNCSEL and EXTADCSOC Select Lock register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-196** shows the codes that are used for access types in this section.

Table 4-196. SYNC_SOC_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.11.1 SYNCSELECT Register (Offset = 0h) [Reset = E003FFFFh]

SYNCSELECT is shown in [Figure 4-175](#) and described in [Table 4-197](#).

Return to the [Summary Table](#).

Sync Input and Output Select Register

Figure 4-175. SYNCSELECT Register

| | | | | | | | |
|----------|----------|---------|----|----------|--------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | SYNCOUT | | | | | |
| R/W-7h | | | | | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | RESERVED | |
| R-0-0h | | | | | | R/W-7h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | | | RESERVED | | | RESERVED |
| R/W-7h | | R/W-7h | | | R/W-7h | | R/W-7h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | | | RESERVED | | | |
| R/W-7h | | | | R/W-7h | | | |

Table 4-197. SYNCSELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|-------------|
| 31-29 | RESERVED | R/W | 7h | Reserved |

Table 4-197. SYNCSELECT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 28-24 | SYNCOUT | R/W | 0h | <p>Select Syncout Source:</p> <p>00000: EPWM1SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00001: EPWM2SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00010: EPWM3SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00011: EPWM4SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00100: EPWM5SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00101: EPWM6SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00110: EPWM7SYNCOUT selected to drive the SYNCOUT pin.</p> <p>00111: Reserved</p> <p>01000: Reserved</p> <p>01001: Reserved</p> <p>01010: Reserved</p> <p>01011: Reserved</p> <p>01100: Reserved</p> <p>01101: Reserved</p> <p>01110: Reserved</p> <p>01111: Reserved</p> <p>10000: Reserved</p> <p>10001: Reserved</p> <p>10010: Reserved</p> <p>10011: Reserved</p> <p>10100: Reserved</p> <p>10101: Reserved</p> <p>10110: Reserved</p> <p>10111: Reserved</p> <p>11000: ECAP1SYNCOUT selected to drive the SYNCOUT pin.</p> <p>11001: ECAP2SYNCOUT selected to drive the SYNCOUT pin.</p> <p>11010: ECAP3SYNCOUT selected to drive the SYNCOUT pin.</p> <p>11011: Reserved</p> <p>11100: Reserved</p> <p>11101: Reserved</p> <p>11110: Reserved</p> <p>11111: Reserved</p> <p>Notes: [1] Reserved position defaults to 00 selection Reset type: SYSRSn</p> |
| 23-18 | RESERVED | R-0 | 0h | Reserved |
| 17-15 | RESERVED | R/W | 7h | Reserved |
| 14-12 | RESERVED | R/W | 7h | Reserved |
| 11-9 | RESERVED | R/W | 7h | Reserved |
| 8-6 | RESERVED | R/W | 7h | Reserved |
| 5-3 | RESERVED | R/W | 7h | Reserved |
| 2-0 | RESERVED | R/W | 7h | Reserved |

4.15.11.2 ADCSOCOUTSELECT Register (Offset = 2h) [Reset = 00000000h]

ADCSOCOUTSELECT is shown in Figure 4-176 and described in Table 4-198.

Return to the [Summary Table](#).

External ADCSOC Select Register

Figure 4-176. ADCSOCOUTSELECT Register

| | | | | | | | |
|----------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | PWM7SOCBEN | PWM6SOCBEN | PWM5SOCBEN | PWM4SOCBEN | PWM3SOCBEN | PWM2SOCBEN | PWM1SOCBEN |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PWM7SOCAEN | PWM6SOCAEN | PWM5SOCAEN | PWM4SOCAEN | PWM3SOCAEN | PWM2SOCAEN | PWM1SOCAEN |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 4-198. ADCSOCOUTSELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 31-28 | RESERVED | R-0 | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | PWM7SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |
| 21 | PWM6SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |
| 20 | PWM5SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |
| 19 | PWM4SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |
| 18 | PWM3SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |
| 17 | PWM2SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |

Table 4-198. ADCSOCOUTSELECT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 16 | PWM1SOCBEN | R/W | 0h | ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: SYSRSn |
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | PWM7SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |
| 5 | PWM6SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |
| 4 | PWM5SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |
| 3 | PWM4SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |
| 2 | PWM3SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |
| 1 | PWM2SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |
| 0 | PWM1SOCAEN | R/W | 0h | ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: SYSRSn |

4.15.11.3 SYNCSOCLOCK Register (Offset = 4h) [Reset = 00000000h]

SYNCSOCLOCK is shown in [Figure 4-177](#) and described in [Table 4-199](#).

Return to the [Summary Table](#).

SYNCSEL and EXTADCSOC Select Lock register

Figure 4-177. SYNCSOCLOCK Register

| | | | | | | | |
|----------|----|----|----|----|----|---------------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | ADCSOCOUTS ELECT | SYNCSELECT |
| R-0-0h | | | | | | R/WSonc-0h | R/WSonc-0h |

Table 4-199. SYNCSOCLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------------|---------|-------|--|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | ADCSOCOUTSELECT | R/WSonc | 0h | <p>ADCSOCOUTSELECT Register Lock bit: 0: Respective register is not locked 1: Respective register is locked.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed <p>Reset type: SYSRSn</p> |
| 0 | SYNCSELECT | R/WSonc | 0h | <p>SYNCSELECT Register Lock bit: 0: Respective register is not locked 1: Respective register is locked.</p> <p>Notes:</p> <ul style="list-style-type: none"> [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed <p>Reset type: SYSRSn</p> |

4.15.12 SYS_STATUS_REGS Registers

Table 4-200 lists the memory-mapped registers for the SYS_STATUS_REGS registers. All register offset addresses not listed in **Table 4-200** should be considered as reserved locations and the register contents should not be modified.

Table 4-200. SYS_STATUS_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------------|--|------------------|---------|
| 10h | SYS_ERR_INT_FLG | Status of interrupts due to multiple different errors in the system. | | Go |
| 12h | SYS_ERR_INT_CLR | SYS_ERR_INT_FLG clear register | | Go |
| 14h | SYS_ERR_INT_SET | SYS_ERR_INT_FLG set register | EALLOW | Go |
| 16h | SYS_ERR_MASK | SYS_ERR_MASK register | EALLOW | Go |
| 18h | LCM_ERR_FLG | Status register indicating lockstep compare error flag | | Go |
| 1Ah | LCM_ERR_FLG_CLR | LCM_ERR_FLG clear register | | Go |
| 1Ch | LCM_ERR_FLG_SET | LCM_ERR_FLG set register | EALLOW | Go |
| 20h | REGPARITY_ERR_FLG | Status register indicating register parity error flag | | Go |
| 22h | REGPARITY_ERR_FLG_CLR | REGPARITY_ERR_FLG clear register | | Go |
| 24h | REGPARITY_ERR_FLG_SET | REGPARITY_ERR_FLG set register | EALLOW | Go |
| 26h | REGPARITY_ERR_FLG_MASK | REGPARITY_ERR_FLG mask register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 4-201** shows the codes that are used for access types in this section.

Table 4-201. SYS_STATUS_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.12.1 SYS_ERR_INT_FLG Register (Offset = 10h) [Reset = 00000000h]

SYS_ERR_INT_FLG is shown in [Figure 4-178](#) and described in [Table 4-202](#).

Return to the [Summary Table](#).

Status of interrupts due to multiple different errors in the system.

Figure 4-178. SYS_ERR_INT_FLG Register

| | | | | | | | |
|----------|----------|----------|---------------|----------|-----------------|-----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | FPU_OFLOW | FPU_UFLOW |
| R-0h | | | | R-0h | R-0h | R-0h | R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | EPG1_INT | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RAM_ACC_VIO_L | RESERVED | CORRECTABLE_ERR | RESERVED | GINT |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 4-202. SYS_ERR_INT_FLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17 | FPU_OFLOW | R | 0h | 0: FPU_OFLOW has not fired an interrupt. 1: FPU_OFLOW has fired an interrupt Reset type: SYSRSn |
| 16 | FPU_UFLOW | R | 0h | 0: FPU_UFLOW has not fired an interrupt. 1: FPU_UFLOW has fired an interrupt Reset type: SYSRSn |
| 15 | RESERVED | R | 0h | Reserved |
| 14 | RESERVED | R | 0h | Reserved |
| 13 | RESERVED | R | 0h | Reserved |
| 12 | RESERVED | R | 0h | Reserved |
| 11 | EPG1_INT | R | 0h | 0: EPG1_INT has not fired an interrupt. 1: EPG1_INT has fired an interrupt Reset type: SYSRSn |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RAM_ACC_VIOL | R | 0h | 0: None of the Masters have violated the set protection rules 1: At least one of the master accesses has violated one or more of the access protection rules Reset type: SYSRSn |
| 3 | RESERVED | R | 0h | Reserved |

Table 4-202. SYS_ERR_INT_FLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------------|------|-------|--|
| 2 | CORRECTABLE_ERR | R | 0h | 0: Number of correctable errors detected has not exceeded the set threshold for flash/RAM. 1: Number of correctable errors detected has exceeded the set threshold for flash/RAM. Reset type: SYSRSn |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | GINT | R | 0h | Global Interrupt flag: 0: On any of the flags of SYS_ERR_INT_FLG register being set, SYS_ERR_INT is pulsed and GINT flag would be set 1: No further interrupts would be fired until GINT flag is cleared Reset type: SYSRSn |

4.15.12.2 SYS_ERR_INT_CLR Register (Offset = 12h) [Reset = 00000000h]

SYS_ERR_INT_CLR is shown in [Figure 4-179](#) and described in [Table 4-203](#).

Return to the [Summary Table](#).

SYS_ERR_INT_FLG clear register

Figure 4-179. SYS_ERR_INT_CLR Register

| | | | | | | | |
|------------|------------|------------|------------------|------------|---------------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | FPU_OFLOW | FPU_UFLOW |
| R-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | EPG1_INT | RESERVED | RESERVED | RESERVED |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RAM_ACC_VIO L | RESERVED | CORRECTABL E_ERR | RESERVED | GINT |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 4-203. SYS_ERR_INT_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|---------|-------|---|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R-0/W1S | 0h | Reserved |
| 18 | RESERVED | R-0/W1S | 0h | Reserved |
| 17 | FPU_OFLOW | R-0/W1S | 0h | 0: No effect 1: FPU_OFLOW flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn |
| 16 | FPU_UFLOW | R-0/W1S | 0h | 0: No effect 1: FPU_UFLOW flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn |
| 15 | RESERVED | R-0/W1S | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | RESERVED | R-0/W1S | 0h | Reserved |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |
| 11 | EPG1_INT | R-0/W1S | 0h | 0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn |
| 10 | RESERVED | R-0/W1S | 0h | Reserved |
| 9 | RESERVED | R-0/W1S | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R-0/W1S | 0h | Reserved |
| 6 | RESERVED | R-0/W1S | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | RAM_ACC_VIOL | R-0/W1S | 0h | 0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |

Table 4-203. SYS_ERR_INT_CLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------------|---------|-------|--|
| 2 | CORRECTABLE_ERR | R-0/W1S | 0h | 0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | GINT | R-0/W1S | 0h | 0: No effect 1: GINT flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn |

4.15.12.3 SYS_ERR_INT_SET Register (Offset = 14h) [Reset = 00000000h]

SYS_ERR_INT_SET is shown in Figure 4-180 and described in Table 4-204.

Return to the [Summary Table](#).

SYS_ERR_INT_FLG set register

Figure 4-180. SYS_ERR_INT_SET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------------|------------|------------|---------------|------------|-----------------|------------|------------|
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | FPU_OFLOW | FPU_UFLOW |
| R-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | EPG1_INT | RESERVED | RESERVED | RESERVED |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RAM_ACC_VIO_L | RESERVED | CORRECTABLE_ERR | RESERVED | RESERVED |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0h |

Table 4-204. SYS_ERR_INT_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|---------|-------|--|
| 31-24 | KEY | R-0/W | 0h | A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn |
| 23-20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R-0/W1S | 0h | Reserved |
| 18 | RESERVED | R-0/W1S | 0h | Reserved |
| 17 | FPU_OFLOW | R-0/W1S | 0h | 0: No effect 1: FPU_OFLOW flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn |
| 16 | FPU_UFLOW | R-0/W1S | 0h | 0: No effect 1: FPU_UFLOW flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn |
| 15 | RESERVED | R-0/W1S | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | RESERVED | R-0/W1S | 0h | Reserved |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |
| 11 | EPG1_INT | R-0/W1S | 0h | 0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn |
| 10 | RESERVED | R-0/W1S | 0h | Reserved |
| 9 | RESERVED | R-0/W1S | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R-0/W1S | 0h | Reserved |
| 6 | RESERVED | R-0/W1S | 0h | Reserved |

Table 4-204. SYS_ERR_INT_SET Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------------|---------|-------|--|
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | RAM_ACC_VIOL | R-0/W1S | 0h | 0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | CORRECTABLE_ERR | R-0/W1S | 0h | 0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

4.15.12.4 SYS_ERR_MASK Register (Offset = 16h) [Reset = 00000000h]

SYS_ERR_MASK is shown in [Figure 4-181](#) and described in [Table 4-205](#).

Return to the [Summary Table](#).

SYS_ERR_MASK register

Figure 4-181. SYS_ERR_MASK Register

| | | | | | | | |
|----------|----------|----------|---------------|----------|-----------------|-----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | FPU_OFLOW | FPU_UFLOW |
| R-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | EPG1_INT | RESERVED | RESERVED | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RAM_ACC_VIO_L | RESERVED | CORRECTABLE_ERR | RESERVED | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |

Table 4-205. SYS_ERR_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-24 | KEY | R/W | 0h | A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn |
| 23-20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | FPU_OFLOW | R/W | 0h | 0: FPU_OFLOW flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: FPU_OFLOW flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn |
| 16 | FPU_UFLOW | R/W | 0h | 0: FPU_UFLOW flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: FPU_UFLOW flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | EPG1_INT | R/W | 0h | 0: EPG1_INT flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: EPG1_INT flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn |

Table 4-205. SYS_ERR_MASK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-----------------|-------------|--------------|--|
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RAM_ACC_VIOL | R/W | 0h | 0: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | CORRECTABLE_ERR | R/W | 0h | 0: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

4.15.12.5 LCM_ERR_FLG Register (Offset = 18h) [Reset = 00000000h]

LCM_ERR_FLG is shown in [Figure 4-182](#) and described in [Table 4-206](#).

Return to the [Summary Table](#).

Status register indicating lockstep compare error flag

Figure 4-182. LCM_ERR_FLG Register

| | | | | | | | |
|----------|----|----|----|----|----|------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | GERR |
| R-0-0h | | | | | | R-0h | R-0h |

Table 4-206. LCM_ERR_FLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | CPU | R | 0h | 0: CPU1 Lockstep compare error has not occurred. 1: CPU1 Lockstep compare error has occurred. Reset type: PORRESETn |
| 0 | GERR | R | 0h | Global Error event flag: 0: On any of the flags of LCM_ERR_FLG register being set, LCM_ERR_NMI is pulsed and GERR flag would be set 1: No further NMIs would be fired until GERR flag is cleared Reset type: PORRESETn |

4.15.12.6 LCM_ERR_FLG_CLR Register (Offset = 1Ah) [Reset = 00000000h]

LCM_ERR_FLG_CLR is shown in Figure 4-183 and described in Table 4-207.

Return to the [Summary Table](#).

LCM_ERR_FLG clear register

Figure 4-183. LCM_ERR_FLG_CLR Register

| | | | | | | | |
|------------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0/W1S-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0/W1S-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0/W1S-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | GERR |
| R-0/W1S-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 4-207. LCM_ERR_FLG_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 31-2 | RESERVED | R-0/W1S | 0h | Reserved |
| 1 | CPU | R-0/W1S | 0h | 0: No effect 1: CPU flag of LCM_ERR_FLG register will be cleared. Reset type: POR/RESETn |
| 0 | GERR | R-0/W1S | 0h | 0: No effect 1: GERR flag of LCM_ERR_FLG register will be cleared. Reset type: POR/RESETn |

4.15.12.7 LCM_ERR_FLG_SET Register (Offset = 1Ch) [Reset = 00000000h]

LCM_ERR_FLG_SET is shown in [Figure 4-184](#) and described in [Table 4-208](#).

Return to the [Summary Table](#).

LCM_ERR_FLG set register

Figure 4-184. LCM_ERR_FLG_SET Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | RESERVED |
| R-0-0h | | | | | | R-0/W1S-0h | R-0-0h |

Table 4-208. LCM_ERR_FLG_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-24 | KEY | R-0/W | 0h | A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORESETn |
| 23-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | CPU | R-0/W1S | 0h | 0: No effect 1: CPU flag of LCM_ERR_FLG register will be set Reset type: PORESETn |
| 0 | RESERVED | R-0 | 0h | Reserved |

4.15.12.8 REGPARITY_ERR_FLG Register (Offset = 20h) [Reset = 00000000h]

REGPARITY_ERR_FLG is shown in [Figure 4-185](#) and described in [Table 4-209](#).

Return to the [Summary Table](#).

Status register indicating register parity error flag

Figure 4-185. REGPARITY_ERR_FLG Register

| | | | | | | | |
|----------|----|----|----|----|----|------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | GERR |
| R-0-0h | | | | | | R-0h | R-0h |

Table 4-209. REGPARITY_ERR_FLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | CPU | R | 0h | 0: Register parity error is not generated from the lockstep compare module 1: Register parity error is generated from the lockstep compare module Reset type: PORESETn |
| 0 | GERR | R | 0h | Global Error event flag: 0: On any of the flags of REGPARITY_ERR_FLG register being set, REGPARITY_ERR_NMI is pulsed and GERR flag would be set 1: No further NMIs would be fired until GERR flag is cleared Reset type: PORESETn |

4.15.12.9 REGPARITY_ERR_FLG_CLR Register (Offset = 22h) [Reset = 00000000h]

REGPARITY_ERR_FLG_CLR is shown in [Figure 4-186](#) and described in [Table 4-210](#).

[Return to the Summary Table.](#)

REGPARITY_ERR_FLG clear register

Figure 4-186. REGPARITY_ERR_FLG_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | GERR |
| R-0-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 4-210. REGPARITY_ERR_FLG_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | CPU | R-0/W1S | 0h | 0: No effect 1: CPU flag of REGPARITY_ERR_FLG register will be cleared. Reset type: POR/RESETn |
| 0 | GERR | R-0/W1S | 0h | 0: No effect 1: GERR flag of REGPARITY_ERR_FLG register will be cleared. Reset type: POR/RESETn |

4.15.12.10 REGPARITY_ERR_FLG_SET Register (Offset = 24h) [Reset = 00000000h]

REGPARITY_ERR_FLG_SET is shown in [Figure 4-187](#) and described in [Table 4-211](#).

Return to the [Summary Table](#).

LCM_ERR_FLG set register

Figure 4-187. REGPARITY_ERR_FLG_SET Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | RESERVED |
| R-0-0h | | | | | | R-0/W1S-0h | R-0-0h |

Table 4-211. REGPARITY_ERR_FLG_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-24 | KEY | R-0/W | 0h | A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORESETn |
| 23-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | CPU | R-0/W1S | 0h | 0: No effect 1: CPU flag of REGPARITY_ERR_FLG register will be set Reset type: PORESETn |
| 0 | RESERVED | R-0 | 0h | Reserved |

4.15.12.11 REGPARITY_ERR_FLG_MASK Register (Offset = 26h) [Reset = 00000000h]

REGPARITY_ERR_FLG_MASK is shown in Figure 4-188 and described in Table 4-212.

Return to the [Summary Table](#).

LCM_ERR_FLG mask register

Figure 4-188. REGPARITY_ERR_FLG_MASK Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | CPU | RESERVED |
| R-0-0h | | | | | | R/W-0h | R-0-0h |

Table 4-212. REGPARITY_ERR_FLG_MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|---|
| 31-24 | KEY | R-0/W | 0h | A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORRESETn |
| 23-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | CPU | R/W | 0h | 0: CPU flag of REGPARITY_ERR_FLG register will be set on a hardware event. 1: CPU flag of REGPARITY_ERR_FLG register will not be set on a hardware event. Reset type: PORRESETn |
| 0 | RESERVED | R-0 | 0h | Reserved |

4.15.13 TEST_ERROR_REGS Registers

Table 4-213 lists the memory-mapped registers for the TEST_ERROR_REGS registers. All register offset addresses not listed in **Table 4-213** should be considered as reserved locations and the register contents should not be modified.

Table 4-213. TEST_ERROR_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------------------------|---------------------------------------|------------------|---------|
| 0h | CPU_RAM_TEST_ERROR_STS | Ram Test: Error Status Register | Go | |
| 2h | CPU_RAM_TEST_ERROR_STS_C LR | Ram Test: Error Status Clear Register | Go | |
| 4h | CPU_RAM_TEST_ERROR_ADDR | Ram Test: Error address register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 4-214** shows the codes that are used for access types in this section.

Table 4-214. TEST_ERROR_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.13.1 CPU_RAM_TEST_ERROR_STS Register (Offset = 0h) [Reset = 00000000h]

CPU_RAM_TEST_ERROR_STS is shown in [Figure 4-189](#) and described in [Table 4-215](#).

[Return to the Summary Table.](#)

Ram Test: Error Status Register

Figure 4-189. CPU_RAM_TEST_ERROR_STS Register

| | | | | | | | |
|----------|----|----|----|----|----|-----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | UNC_ERROR | COR_ERROR |
| R-0h | | | | | | R-0h | R-0h |

Table 4-215. CPU_RAM_TEST_ERROR_STS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | UNC_ERROR | R | 0h | 0: Indicates that there were no 'un-correctable errors' generated in the RAM/ROM test mode. 1: Indicates that 'un-correctable errors' were generated in the RAM/ROM test mode. Reset type: SYSRSn |
| 0 | COR_ERROR | R | 0h | 0: Indicates that there were no 'correctable errors' generated in the RAM/ROM test mode. 1: Indicates that 'correctable errors' were generated in the RAM/ROM test mode. Reset type: SYSRSn |

4.15.13.2 CPU_RAM_TEST_ERROR_STS_CLR Register (Offset = 2h) [Reset = 00000000h]

CPU_RAM_TEST_ERROR_STS_CLR is shown in [Figure 4-190](#) and described in [Table 4-216](#).

Return to the [Summary Table](#).

Ram Test: Error Status Clear Register

Figure 4-190. CPU_RAM_TEST_ERROR_STS_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | UNC_ERROR | COR_ERROR |
| R-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 4-216. CPU_RAM_TEST_ERROR_STS_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | UNC_ERROR | R-0/W1S | 0h | 0: No effect. 1: Clears the corresponding bit in CPU_RAM_TEST_ERROR_STS register. Reset type: SYSRSn |
| 0 | COR_ERROR | R-0/W1S | 0h | 0: No effect. 1: Clears the corresponding bit in CPU_RAM_TEST_ERROR_STS register. Reset type: SYSRSn |

4.15.13.3 CPU_RAM_TEST_ERROR_ADDR Register (Offset = 4h) [Reset = 00000000h]

CPU_RAM_TEST_ERROR_ADDR is shown in [Figure 4-191](#) and described in [Table 4-217](#).

Return to the [Summary Table](#).

Ram Test: Error address register

Figure 4-191. CPU_RAM_TEST_ERROR_ADDR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADDR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-217. CPU_RAM_TEST_ERROR_ADDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | ADDR | R | 0h | Address of the location where error was detected in RAM/ROM test modes. Reset type: SYSRSn |

4.15.14 UID_REGS Registers

Table 4-218 lists the memory-mapped registers for the UID_REGS registers. All register offset addresses not listed in [Table 4-218](#) should be considered as reserved locations and the register contents should not be modified.

Table 4-218. UID_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------|----------------------------------|------------------|---------|
| 0h | UID_PSRAND0 | UID Psuedo-random 160 bit number | Go | |
| 2h | UID_PSRAND1 | UID Psuedo-random 160 bit number | Go | |
| 4h | UID_PSRAND2 | UID Psuedo-random 160 bit number | Go | |
| 6h | UID_PSRAND3 | UID Psuedo-random 160 bit number | Go | |
| 8h | UID_PSRAND4 | UID Psuedo-random 160 bit number | Go | |
| Ah | UID_UNIQUE0 | UID Unique 64 bit number | Go | |
| Ch | UID_UNIQUE1 | UID Unique 64 bit number | Go | |
| Eh | UID_CHECKSUM | UID Checksum | Go | |

Complex bit access types are encoded to fit into small table cells. [Table 4-219](#) shows the codes that are used for access types in this section.

Table 4-219. UID_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|------|--|
| Read Type | | |
| R | R | Read |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

4.15.14.1 UID_PSRAND0 Register (Offset = 0h) [Reset = 00000000h]

UID_PSRAND0 is shown in [Figure 4-192](#) and described in [Table 4-220](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

Figure 4-192. UID_PSRAND0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RandomID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-220. UID_PSRAND0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | RandomID | R | 0h | Psuedorandom portion of the UID Reset type: N/A |

4.15.14.2 UID_PSRAND1 Register (Offset = 2h) [Reset = 00000000h]

UID_PSRAND1 is shown in [Figure 4-193](#) and described in [Table 4-221](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

Figure 4-193. UID_PSRAND1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RandomID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-221. UID_PSRAND1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | RandomID | R | 0h | Psuedorandom portion of the UID Reset type: N/A |

4.15.14.3 UID_PSRAND2 Register (Offset = 4h) [Reset = 00000000h]

UID_PSRAND2 is shown in [Figure 4-194](#) and described in [Table 4-222](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

Figure 4-194. UID_PSRAND2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RandomID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-222. UID_PSRAND2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | RandomID | R | 0h | Psuedorandom portion of the UID Reset type: N/A |

4.15.14.4 UID_PSRAND3 Register (Offset = 6h) [Reset = 00000000h]

UID_PSRAND3 is shown in [Figure 4-195](#) and described in [Table 4-223](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

Figure 4-195. UID_PSRAND3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RandomID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-223. UID_PSRAND3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | RandomID | R | 0h | Psuedorandom portion of the UID Reset type: N/A |

4.15.14.5 UID_PSRAND4 Register (Offset = 8h) [Reset = 00000000h]

UID_PSRAND4 is shown in [Figure 4-196](#) and described in [Table 4-224](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

Figure 4-196. UID_PSRAND4 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RandomID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-224. UID_PSRAND4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | RandomID | R | 0h | Psuedorandom portion of the UID Reset type: N/A |

4.15.14.6 UID_UNIQUE0 Register (Offset = Ah) [Reset = 00000000h]

UID_UNIQUE0 is shown in [Figure 4-197](#) and described in [Table 4-225](#).

Return to the [Summary Table](#).

UID Unique 64 bit number

Figure 4-197. UID_UNIQUE0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UniqueID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-225. UID_UNIQUE0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | UniqueID | R | 0h | Unique portion of the UID. This identifier will be unique across all devices with the same PARTIDH. Reset type: N/A |

4.15.14.7 UID_UNIQUE1 Register (Offset = Ch) [Reset = 00000000h]

UID_UNIQUE1 is shown in [Figure 4-198](#) and described in [Table 4-226](#).

Return to the [Summary Table](#).

UID Unique 64 bit number

Figure 4-198. UID_UNIQUE1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UniqueID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-226. UID_UNIQUE1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | UniqueID | R | 0h | Unique portion of the UID. This identifier will be unique across all devices with the same PARTIDH. Reset type: N/A |

4.15.14.8 UID_CHECKSUM Register (Offset = Eh) [Reset = 00000000h]

UID_CHECKSUM is shown in [Figure 4-199](#) and described in [Table 4-227](#).

Return to the [Summary Table](#).

Fletcher checksum of UID_PSRAND and UID_UNIQUE registers

Figure 4-199. UID_CHECKSUM Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Checksum | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 4-227. UID_CHECKSUM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | Checksum | R | 0h | Fletcher checksum of UID_PSRANDx and UID_UNIQUE Reset type: N/A |

4.15.15 WD_REGS Registers

Table 4-228 lists the memory-mapped registers for the WD_REGS registers. All register offset addresses not listed in [Table 4-228](#) should be considered as reserved locations and the register contents should not be modified.

Table 4-228. WD_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------|------------------------------------|------------------|--------------------|
| 22h | SCSR | System Control & Status Register | EALLOW | Go |
| 23h | WDCNTR | Watchdog Counter Register | EALLOW | Go |
| 25h | WDKEY | Watchdog Reset Key Register | EALLOW | Go |
| 29h | WDCR | Watchdog Control Register | EALLOW | Go |
| 2Ah | WDWCR | Watchdog Windowed Control Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. [Table 4-229](#) shows the codes that are used for access types in this section.

Table 4-229. WD_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.15.1 SCSR Register (Offset = 22h) [Reset = 5h]

SCSR is shown in [Figure 4-200](#) and described in [Table 4-230](#).

Return to the [Summary Table](#).

System Control & Status Register

Figure 4-200. SCSR Register

| | | | | | | | |
|----------|----|----|----|----|--------|---------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | WDINTS | WDENINT | WDOVERRIDE |
| R-0-0h | | | | | R-1h | R/W-0h | R/W1S-1h |

Table 4-230. SCSR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|-------|-------|---|
| 15-3 | RESERVED | R-0 | 0h | Reserved |
| 2 | WDINTS | R | 1h | Watchdog Interrupt Status This bit indicates the state of the active-low watchdog interrupt signal (synchronized to SYCLK). If the watchdog interrupt is used to wake the system from a low-power mode, then that mode should only be entered while this bit is high. Likewise, this bit must go high before the watchdog can be safely disabled and re-enabled. Reset type: SYSRSn |
| 1 | WDENINT | R/W | 0h | Watchdog Interrupt Enable/Reset Disable This bit determines whether the watchdog triggers an interrupt (WAKE/WDOG) or a reset (WDRS) when the counter expires. Reset type: SYSRSn |
| 0 | WDOVERRIDE | R/W1S | 1h | Watchdog Enable Lock Writing a 1 to this bit clears it and locks the WDDIS bit in the WDCR register. The bit will remain in this state until the next system reset. Reads of this bit return its current value. Writing a 0 to this bit has no effect. Reset type: SYSRSn |

4.15.15.2 WDCNTR Register (Offset = 23h) [Reset = 0h]

WDCNTR is shown in [Figure 4-201](#) and described in [Table 4-231](#).

Return to the [Summary Table](#).

Watchdog Counter Register

Figure 4-201. WDCNTR Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WDCNTR | | | | | | | |
| R-0h | | | | | | | |

Table 4-231. WDCNTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7-0 | WDCNTR | R | 0h | Watchdog Counter These bits contain the current value of the watchdog counter. This counter increments with each WDCLK (INTOSC1) cycle. If the counter overflows, either an interrupt or a reset is generated based on the value of the WDINTEN bit in the SCSR register. If the correct value is written to the WDKEY register, this counter is reset to zero. Reset type: IORSn |

4.15.15.3 WDKEY Register (Offset = 25h) [Reset = 0h]

WDKEY is shown in [Figure 4-202](#) and described in [Table 4-232](#).

Return to the [Summary Table](#).

Watchdog Reset Key Register

Figure 4-202. WDKEY Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WDKEY | | | | | | | |
| R/W-0h | | | | | | | |

Table 4-232. WDKEY Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7-0 | WDKEY | R/W | 0h | Watchdog Counter Reset Writing 0x55 followed by 0xAA will cause the watchdog counter to reset to zero, preventing an overflow. Writing other values has no effect. Reads of this register return the value of the WDCR register. Reset type: IORSn |

4.15.15.4 WDCR Register (Offset = 29h) [Reset = 0h]

WDCR is shown in [Figure 4-203](#) and described in [Table 4-233](#).

Return to the [Summary Table](#).

Watchdog Control Register

This memory mapped register requires a delay of 45 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 45 NOP instructions.

Figure 4-203. WDCR Register

| | | | | | | | |
|----------|-------|----------|----|-------------|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | WDPRECLKDIV | | | |
| R-0-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | WDDIS | WDCHK | | | WDPS | | |
| R/W1S-0h | | R-0/W-0h | | | R/W-0h | | |

Table 4-233. WDCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|-------|-------|--|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-8 | WDPRECLKDIV | R/W | 0h | Watchdog Clock Pre-divider These bits determine the watchdog clock pre-divider, which is the first of the two dividers between INTOSC1 and the watchdog counter clock (WDCLK). The frequency of WDCLK is given by the formulas: $PREDIVCLK = INTOSC1 / \text{Pre-divider}$ $WDCLK = PREDIVCLK / \text{Prescaler}$ The watchdog reset or interrupt pulse is 512 INTOSC1 cycles long, so the counter period must be longer. To guarantee this, the product of the prescaler and pre-divider must be greater than or equal to four. The default pre-divider value is 512. Reset type: IORSn |
| 7 | RESERVED | R/W1S | 0h | Reserved |
| 6 | WDDIS | R/W | 0h | Watchdog Disable Setting this bit disables the watchdog module. Clearing this bit enables the watchdog module. This bit can be locked by the WDOVERRIDE bit in the SCSR register. The watchdog is enabled on reset. Reset type: IORSn |
| 5-3 | WDCHK | R-0/W | 0h | Watchdog Check Bits During any write to this register, these bits must be written with the value 101 (binary). Writing any other value will immediately trigger the watchdog reset or interrupt. Reset type: IORSn |
| 2-0 | WDPS | R/W | 0h | Watchdog Clock Prescaler These bits determine the watchdog clock prescaler, which is the second of the two dividers between INTOSC1 and the watchdog counter clock (WDCLK). The frequency of WDCLK is given by the formulas: $PREDIVCLK = INTOSC1 / \text{Pre-divider}$ $WDCLK = PREDIVCLK / \text{Prescaler}$ The watchdog reset or interrupt pulse is 512 INTOSC1 cycles long, so the counter period must be longer. To guarantee this, the product of the prescaler and pre-divider must be greater than or equal to four. The default prescaler value is 1. Reset type: IORSn |

4.15.15.5 WDWCR Register (Offset = 2Ah) [Reset = 0h]

WDWCR is shown in [Figure 4-204](#) and described in [Table 4-234](#).

Return to the [Summary Table](#).

Watchdog Windowed Control Register

Figure 4-204. WDWCR Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | RESERVED | |
| R-0-0h | | | | | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MIN | | | | | | | |
| | | | | | | R/W-0h | |

Table 4-234. WDWCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-9 | RESERVED | R-0 | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7-0 | MIN | R/W | 0h | Watchdog Window Threshold These bits specify the lower limit of the watchdog counter reset window. If the counter is reset via the WDKEY register before the counter value reaches the value in this register, the watchdog immediately triggers a reset or interrupt. Reset type: IORSn |

4.15.16 XINT_REGS Registers

Table 4-235 lists the memory-mapped registers for the XINT_REGS registers. All register offset addresses not listed in **Table 4-235** should be considered as reserved locations and the register contents should not be modified.

Table 4-235. XINT_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|------------------------------|------------------|---------|
| 0h | XINT1CR | XINT1 configuration register | Go | |
| 1h | XINT2CR | XINT2 configuration register | Go | |
| 2h | XINT3CR | XINT3 configuration register | Go | |
| 3h | XINT4CR | XINT4 configuration register | Go | |
| 4h | XINT5CR | XINT5 configuration register | Go | |
| 8h | XINT1CTR | XINT1 counter register | Go | |
| 9h | XINT2CTR | XINT2 counter register | Go | |
| Ah | XINT3CTR | XINT3 counter register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 4-236** shows the codes that are used for access types in this section.

Table 4-236. XINT_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

4.15.16.1 XINT1CR Register (Offset = 0h) [Reset = 0000h]

XINT1CR is shown in [Figure 4-205](#) and described in [Table 4-237](#).

Return to the [Summary Table](#).

XINT1 configuration register

Figure 4-205. XINT1CR Register

| | | | | | | | |
|----------|----|----|----|----------|----|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | POLARITY | | RESERVED | ENABLE |
| R-0-0h | | | | R/W-0h | | R-0-0h | R/W-0h |

Table 4-237. XINT1CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3-2 | POLARITY | R/W | 0h | 00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ENABLE | R/W | 0h | 0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn |

4.15.16.2 XINT2CR Register (Offset = 1h) [Reset = 0000h]

XINT2CR is shown in [Figure 4-206](#) and described in [Table 4-238](#).

Return to the [Summary Table](#).

XINT2 configuration register

Figure 4-206. XINT2CR Register

| | | | | | | | |
|----------|----|----|----|----------|--------|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | POLARITY | R/W-0h | RESERVED | ENABLE |
| R-0-0h | | | | R/W-0h | R-0-0h | R/W-0h | R/W-0h |

Table 4-238. XINT2CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3-2 | POLARITY | R/W | 0h | 00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ENABLE | R/W | 0h | 0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn |

4.15.16.3 XINT3CR Register (Offset = 2h) [Reset = 0000h]

XINT3CR is shown in [Figure 4-207](#) and described in [Table 4-239](#).

Return to the [Summary Table](#).

XINT3 configuration register

Figure 4-207. XINT3CR Register

| | | | | | | | |
|----------|----|----|----|----------|----|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | POLARITY | | RESERVED | ENABLE |
| R-0-0h | | | | R/W-0h | | R-0-0h | R/W-0h |

Table 4-239. XINT3CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3-2 | POLARITY | R/W | 0h | 00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ENABLE | R/W | 0h | 0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn |

4.15.16.4 XINT4CR Register (Offset = 3h) [Reset = 0000h]

XINT4CR is shown in [Figure 4-208](#) and described in [Table 4-240](#).

Return to the [Summary Table](#).

XINT4 configuration register

Figure 4-208. XINT4CR Register

| | | | | | | | |
|----------|----|----|----|----------|--------|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | POLARITY | R/W-0h | RESERVED | ENABLE |
| R-0-0h | | | | R/W-0h | R-0-0h | R/W-0h | R/W-0h |

Table 4-240. XINT4CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3-2 | POLARITY | R/W | 0h | 00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ENABLE | R/W | 0h | 0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn |

4.15.16.5 XINT5CR Register (Offset = 4h) [Reset = 0000h]

XINT5CR is shown in [Figure 4-209](#) and described in [Table 4-241](#).

Return to the [Summary Table](#).

XINT5 configuration register

Figure 4-209. XINT5CR Register

| | | | | | | | |
|----------|----|----|----|----------|----|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | POLARITY | | RESERVED | ENABLE |
| R-0-0h | | | | R/W-0h | | R-0-0h | R/W-0h |

Table 4-241. XINT5CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3-2 | POLARITY | R/W | 0h | 00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ENABLE | R/W | 0h | 0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn |

4.15.16.6 XINT1CTR Register (Offset = 8h) [Reset = 0000h]

XINT1CTR is shown in [Figure 4-210](#) and described in [Table 4-242](#).

Return to the [Summary Table](#).

XINT1 counter register

Figure 4-210. XINT1CTR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INTCTR | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTCTR | | | | | | | |
| R-0h | | | | | | | |

Table 4-242. XINT1CTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | INTCTR | R | 0h | <p>This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset.</p> <p>Reset type: SYSRSn</p> |

4.15.16.7 XINT2CTR Register (Offset = 9h) [Reset = 0000h]

XINT2CTR is shown in [Figure 4-211](#) and described in [Table 4-243](#).

Return to the [Summary Table](#).

XINT2 counter register

Figure 4-211. XINT2CTR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INTCTR | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTCTR | | | | | | | |
| R-0h | | | | | | | |

Table 4-243. XINT2CTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | INTCTR | R | 0h | <p>This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset.</p> <p>Reset type: SYSRSn</p> |

4.15.16.8 XINT3CTR Register (Offset = Ah) [Reset = 0000h]

XINT3CTR is shown in [Figure 4-212](#) and described in [Table 4-244](#).

Return to the [Summary Table](#).

XINT3 counter register

Figure 4-212. XINT3CTR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INTCTR | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTCTR | | | | | | | |
| R-0h | | | | | | | |

Table 4-244. XINT3CTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | INTCTR | R | 0h | <p>This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset.</p> <p>Reset type: SYSRSn</p> |

4.15.17 Register to Driverlib Function Mapping

4.15.17.1 ASYSCTL Registers to Driverlib Functions

Table 4-245. ASYSCTL Registers to Driverlib Functions

| File | Driverlib Function |
|------------------------|------------------------------------|
| EXTROSCCSR1 | |
| asysctl.h | ASysCtl_getExtROscStatus |
| sysctl.c | SysCtl_setClock |
| INTERNALTESTCTL | |
| asysctl.h | ASysCtl_selectInternalTestNode |
| CONFIGLOCK | |
| - | |
| TNSNCTL | |
| asysctl.h | ASysCtl_enableTemperatureSensor |
| asysctl.h | ASysCtl_disableTemperatureSensor |
| ANAREFCTL | |
| adc.c | ADC_setVREF |
| adc.c | ADC_setOffsetTrim |
| asysctl.h | ASysCtl_setAnalogReferenceInternal |
| asysctl.h | ASysCtl_setAnalogReferenceExternal |
| asysctl.h | ASysCtl_setAnalogReference2P5 |
| asysctl.h | ASysCtl_setAnalogReference1P65 |
| VMONCTL | |
| - | |
| CMPHPMXSEL | |
| asysctl.h | ASysCtl_selectCMPHPMux |
| CMPLPMXSEL | |
| asysctl.h | ASysCtl_selectCMPLPMux |
| CMPHNMXSEL | |
| asysctl.h | ASysCtl_selectCMPHNMux |
| asysctl.h | ASysCtl_selectCMPHNMuxValue |
| CMPLNMXSEL | |
| asysctl.h | ASysCtl_selectCMPLNMux |
| asysctl.h | ASysCtl_selectCMPLNMuxValue |
| ADCDACLOOPBACK | |
| asysctl.h | ASysCtl_enableADCDACLoopback |
| asysctl.h | ASysCtl_disableADCDACLoopback |
| CMPSSCTL | |
| asysctl.h | ASysCtl_enableCMPSSExternalDAC |
| asysctl.h | ASysCtl_disableCMPSSExternalDAC |
| LOCK | |
| asysctl.h | ASysCtl_lockTemperatureSensor |
| asysctl.h | ASysCtl_lockANAREF |
| asysctl.h | ASysCtl_lockVMON |
| asysctl.h | ASysCtl_lockCMPHPMux |
| asysctl.h | ASysCtl_lockCMPLPMux |
| asysctl.h | ASysCtl_lockCMPHNMux |

Table 4-245. ASYSCTL Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------|----------------------|
| asysctl.h | ASysCtl_lockCMPLNMux |
| asysctl.h | ASysCtl_lockVREG |
| asysctl.h | ASysCtl_lockCMPSSCTL |
| AGPIOCTRLA | |
| gpio.c | GPIO_setAnalogMode |
| AGPIOCTRLH | |
| - | |

4.15.17.2 CPUTIMER Registers to Driverlib Functions

Table 4-246. CPUTIMER Registers to Driverlib Functions

| File | Driverlib Function |
|-------------|---------------------------------|
| TIM | |
| cputimer.h | CPUTimer_getTimerCount |
| PRD | |
| cputimer.h | CPUTimer_setPeriod |
| TCR | |
| cputimer.c | CPUTimer_setEmulationMode |
| cputimer.h | CPUTimer_clearOverflowFlag |
| cputimer.h | CPUTimer_disableInterrupt |
| cputimer.h | CPUTimer_enableInterrupt |
| cputimer.h | CPUTimer_reloadTimerCounter |
| cputimer.h | CPUTimer_stopTimer |
| cputimer.h | CPUTimer_resumeTimer |
| cputimer.h | CPUTimer_startTimer |
| cputimer.h | CPUTimer_getTimerOverflowStatus |
| TPR | |
| cputimer.h | CPUTimer_setPreScaler |
| TPRH | |
| cputimer.h | CPUTimer_setPreScaler |

4.15.17.3 MEMCFG Registers to Driverlib Functions

Table 4-247. MEMCFG Registers to Driverlib Functions

| File | Driverlib Function |
|-------------------|----------------------|
| DXLOCK | |
| memcfg.c | MemCfg_lockConfig |
| memcfg.c | MemCfg_unlockConfig |
| DXCOMMIT | |
| memcfg.c | MemCfg_commitConfig |
| DXACCPROT0 | |
| memcfg.c | MemCfg_setProtection |
| DXACCPROT1 | |
| - | |
| DXTEST | |
| memcfg.c | MemCfg_setTestMode |
| DXINIT | |

Table 4-247. MEMCFG Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------------|--------------------------------------|
| memcfg.c | MemCfg_initSections |
| memcfg.c | MemCfg_getInitStatus |
| DXINITDONE | |
| memcfg.c | MemCfg_getInitStatus |
| DXRAMTEST_LOCK | |
| memcfg.c | MemCfg_lockTestConfig |
| memcfg.c | MemCfg_unlockTestConfig |
| LSXLOCK | |
| memcfg.c | MemCfg_lockConfig |
| memcfg.c | MemCfg_unlockConfig |
| LSXCOMMIT | |
| memcfg.c | MemCfg_commitConfig |
| LSXACCPROT0 | |
| memcfg.c | MemCfg_setProtection |
| LSXTEST | |
| memcfg.c | MemCfg_setTestMode |
| LSXINIT | |
| memcfg.c | MemCfg_initSections |
| memcfg.c | MemCfg_getInitStatus |
| LSXINITDONE | |
| memcfg.c | MemCfg_getInitStatus |
| LSXRAMTEST_LOCK | |
| memcfg.c | MemCfg_lockTestConfig |
| memcfg.c | MemCfg_unlockTestConfig |
| ROM_LOCK | |
| memcfg.c | MemCfg_lockTestConfig |
| memcfg.c | MemCfg_unlockTestConfig |
| ROM_TEST | |
| memcfg.c | MemCfg_setTestMode |
| ROM_FORCE_ERROR | |
| memcfg.c | MemCfg_forceMemError |
| MAVFLG | |
| memcfg.h | MemCfg_getViolationInterruptStatus |
| MAVSET | |
| memcfg.h | MemCfg_forceViolationInterrupt |
| MAVCLR | |
| memcfg.h | MemCfg_clearViolationInterruptStatus |
| MAVINTEN | |
| memcfg.h | MemCfg_enableViolationInterrupt |
| memcfg.h | MemCfg_disableViolationInterrupt |
| MCPUFAVADDR | |
| memcfg.c | MemCfg_getViolationAddress |
| MCPUWRAVADDR | |
| memcfg.c | MemCfg_getViolationAddress |
| UCERRFLG | |

Table 4-247. MEMCFG Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------------------------|--------------------------------------|
| memcfg.h | MemCfg_getUncorrErrorStatus |
| UCERRSET | |
| memcfg.h | MemCfg_forceUncorrErrorStatus |
| UCERRCLR | |
| memcfg.h | MemCfg_clearUncorrErrorStatus |
| UCCPUREADDR | |
| memcfg.c | MemCfg_getUncorrErrorAddress |
| FLUCERRSTATUS | |
| - | |
| FLCERRSTATUS | |
| - | |
| CERRFLG | |
| memcfg.h | MemCfg_getCorrErrorStatus |
| CERRSET | |
| memcfg.h | MemCfg_forceCorrErrorStatus |
| CERRCLR | |
| memcfg.h | MemCfg_clearCorrErrorStatus |
| CCPUREADDR | |
| memcfg.c | MemCfg_getCorrErrorAddress |
| CERRCNT | |
| memcfg.h | MemCfg_getCorrErrorCount |
| CERRTHRES | |
| memcfg.h | MemCfg_setCorrErrorThreshold |
| CEINTFLG | |
| memcfg.h | MemCfg_getCorrErrorInterruptStatus |
| CEINTCLR | |
| memcfg.h | MemCfg_clearCorrErrorInterruptStatus |
| CEINTSET | |
| memcfg.h | MemCfg_forceCorrErrorInterrupt |
| CEINTEN | |
| memcfg.h | MemCfg_enableCorrErrorInterrupt |
| memcfg.h | MemCfg_disableCorrErrorInterrupt |
| CPU_RAM_TEST_ERROR_STS | |
| memcfg.h | MemCfg_getDiagErrorStatus |
| memcfg.h | MemCfg_clearDiagErrorStatus |
| CPU_RAM_TEST_ERROR_STS_CLR | |
| memcfg.h | MemCfg_clearDiagErrorStatus |
| CPU_RAM_TEST_ERROR_ADDR | |
| memcfg.h | MemCfg_getDiagErrorAddress |

4.15.17.4 NMI Registers to Driverlib Functions

Table 4-248. NMI Registers to Driverlib Functions

| File | Driverlib Function |
|------------|---------------------------------|
| CFG | |
| sysctl.h | SysCtl_enableNMIGlobalInterrupt |

Table 4-248. NMI Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------|-------------------------------|
| FLG | |
| sysctl.h | SysCtl_getNMIStatus |
| sysctl.h | SysCtl_getNMIFlagStatus |
| sysctl.h | SysCtl_isNMIFlagSet |
| sysctl.h | SysCtl_clearNMIStatus |
| sysctl.h | SysCtl_clearAllNMIFlags |
| sysctl.h | SysCtl_forceNMIFlags |
| FLGCLR | |
| sysctl.h | SysCtl_clearNMIStatus |
| sysctl.h | SysCtl_clearAllNMIFlags |
| FLGFRC | |
| sysctl.h | SysCtl_forceNMIFlags |
| WDCNT | |
| sysctl.h | SysCtl_getNMIWatchdogCounter |
| WDPRD | |
| sysctl.h | SysCtl_setNMIWatchdogPeriod |
| sysctl.h | SysCtl_getNMIWatchdogPeriod |
| SHDFLG | |
| sysctl.h | SysCtl_getNMIShadowFlagStatus |
| sysctl.h | SysCtl_isNMIShadowFlagSet |
| ERRORSTS | |
| sysctl.h | SysCtl_isErrorTriggered |
| sysctl.h | SysCtl_getErrorPinStatus |
| sysctl.h | SysCtl_forceError |
| sysctl.h | SysCtl_clearError |
| ERRORSTSCLR | |
| sysctl.h | SysCtl_clearError |
| ERRORSTSFRC | |
| sysctl.h | SysCtl_forceError |
| ERRORCTL | |
| sysctl.h | SysCtl_selectErrPinPolarity |
| ERRORLOCK | |
| sysctl.h | SysCtl_lockErrControl |

4.15.17.5 PIE Registers to Driverlib Functions

Table 4-249. PIE Registers to Driverlib Functions

| File | Driverlib Function |
|-------------|--------------------------|
| CTRL | |
| interrupt.c | Interrupt_initModule |
| interrupt.c | Interrupt_defaultHandler |
| interrupt.h | Interrupt_enablePIE |
| interrupt.h | Interrupt_disablePIE |
| ACK | |
| interrupt.c | Interrupt_disable |
| interrupt.h | Interrupt_clearACKGroup |

Table 4-249. PIE Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------|----------------------|
| IER1 | |
| interrupt.c | Interrupt_initModule |
| interrupt.c | Interrupt_enable |
| interrupt.c | Interrupt_disable |
| IFR1 | |
| interrupt.c | Interrupt_initModule |
| IER2 | |
| interrupt.c | Interrupt_initModule |
| IFR2 | |
| interrupt.c | Interrupt_initModule |
| IER3 | |
| interrupt.c | Interrupt_initModule |
| IFR3 | |
| interrupt.c | Interrupt_initModule |
| IER4 | |
| interrupt.c | Interrupt_initModule |
| IFR4 | |
| interrupt.c | Interrupt_initModule |
| IER5 | |
| interrupt.c | Interrupt_initModule |
| IFR5 | |
| interrupt.c | Interrupt_initModule |
| IER6 | |
| interrupt.c | Interrupt_initModule |
| IFR6 | |
| interrupt.c | Interrupt_initModule |
| IER7 | |
| interrupt.c | Interrupt_initModule |
| IFR7 | |
| interrupt.c | Interrupt_initModule |
| IER8 | |
| interrupt.c | Interrupt_initModule |
| IFR8 | |
| interrupt.c | Interrupt_initModule |
| IER9 | |
| interrupt.c | Interrupt_initModule |
| IFR9 | |
| interrupt.c | Interrupt_initModule |
| IER10 | |
| interrupt.c | Interrupt_initModule |
| IFR10 | |
| interrupt.c | Interrupt_initModule |
| IER11 | |
| interrupt.c | Interrupt_initModule |
| IFR11 | |

Table 4-249. PIE Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------|----------------------|
| interrupt.c | Interrupt_initModule |
| IER12 | |
| interrupt.c | Interrupt_initModule |
| IFR12 | |
| interrupt.c | Interrupt_initModule |

4.15.17.6 SYSCTL Registers to Driverlib Functions**Table 4-250. SYSCTL Registers to Driverlib Functions**

| File | Driverlib Function |
|-------------------|----------------------------|
| PARTIDL | |
| sysctl.c | SysCtl_getDeviceParametric |
| PARTIDH | |
| sysctl.c | SysCtl_getDeviceParametric |
| REVID | |
| sysctl.h | SysCtl_getDeviceRevision |
| TRIMERRSTS | |
| - | |
| SOFTPRES2 | |
| - | See SOFTPRES0 |
| SOFTPRES3 | |
| - | See SOFTPRES0 |
| SOFTPRES4 | |
| - | See SOFTPRES0 |
| SOFTPRES7 | |
| - | See SOFTPRES0 |
| SOFTPRES8 | |
| - | See SOFTPRES0 |
| SOFTPRES9 | |
| - | See SOFTPRES0 |
| SOFTPRES10 | |
| - | See SOFTPRES0 |
| SOFTPRES13 | |
| - | See SOFTPRES0 |
| SOFTPRES14 | |
| - | See SOFTPRES0 |
| SOFTPRES19 | |
| - | |
| SOFTPRES20 | |
| - | |
| SOFTPRES21 | |
| - | |
| SOFTPRES27 | |
| - | |
| SOFTPRES28 | |
| - | |

Table 4-250. SYSCTL Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|----------------------------------|
| TAP_STATUS | |
| - | |
| ECAPTYPE | |
| sysctl.c | SysCtl_configureType |
| sysctl.c | SysCtl_isConfigTypeLocked |
| CLKCFGLOCK1 | |
| sysctl.c | SysCtl_lockClkConfig |
| CLKSRCCTL1 | |
| sysctl.c | SysCtl_getClock |
| sysctl.c | SysCtl_setClock |
| sysctl.c | SysCtl_selectXTAL |
| sysctl.c | SysCtl_selectXTALSingleEnded |
| sysctl.c | SysCtl_selectOscSource |
| sysctl.h | SysCtl_setIntOSC2_Mode |
| sysctl.h | SysCtl_enableWatchdogInHalt |
| sysctl.h | SysCtl_disableWatchdogInHalt |
| CLKSRCCTL2 | |
| can.h | CAN_selectClockSource |
| CLKSRCCTL3 | |
| sysctl.h | SysCtl_selectClockOutSource |
| SYSPLLCTL1 | |
| sysctl.c | SysCtl_getClock |
| sysctl.c | SysCtl_setClock |
| SYSPLLMULT | |
| sysctl.c | SysCtl_getClock |
| sysctl.c | SysCtl_setClock |
| SYSPLLSTS | |
| sysctl.c | SysCtl_setClock |
| SYCLKDIVSEL | |
| sysctl.c | SysCtl_getClock |
| sysctl.h | SysCtl_setPLLSysClk |
| AUXCLKDIVSEL | |
| sysctl.h | SysCtl_setMCANClk |
| XCLKOUTDIVSEL | |
| sysctl.h | SysCtl_setXClk |
| LOSPCP | |
| sysctl.c | SysCtl_getLowSpeedClock |
| sysctl.h | SysCtl_setLowSpeedClock |
| MCDCR | |
| sysctl.h | SysCtl_enableMCD |
| sysctl.h | SysCtl_disableMCD |
| sysctl.h | SysCtl_isMCDClockFailureDetected |
| sysctl.h | SysCtl_resetMCD |
| sysctl.h | SysCtl_connectMCDClockSource |
| sysctl.h | SysCtl_disconnectMCDClockSource |

Table 4-250. SYSCTL Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------|-------------------------------------|
| X1CNT | |
| sysctl.c | SysCtl_pollX1Counter |
| sysctl.h | SysCtl_getExternalOscCounterValue |
| sysctl.h | SysCtl_clearExternalOscCounterValue |
| XTALCR | |
| sysctl.c | SysCtl_setClock |
| sysctl.c | SysCtl_selectXTAL |
| sysctl.c | SysCtl_selectXTALSingleEnded |
| sysctl.h | SysCtl_setExternalOscMode |
| sysctl.h | SysCtl_turnOnOsc |
| sysctl.h | SysCtl_turnOffOsc |
| XTALCR2 | |
| sysctl.c | SysCtl_selectXTAL |
| CLKFAILCFG | |
| - | |
| CPUSYSLOCK1 | |
| sysctl.c | SysCtl_lockSysConfig |
| CPUSYSLOCK2 | |
| - | |
| PIEVERRADDR | |
| sysctl.h | SysCtl_getPIEVErrAddr |
| PCLKCR0 | |
| sysctl.h | SysCtl_enablePeripheral |
| sysctl.h | SysCtl_disablePeripheral |
| PCLKCR2 | |
| - | See PCLKCR0 |
| PCLKCR3 | |
| - | See PCLKCR0 |
| PCLKCR4 | |
| - | See PCLKCR0 |
| PCLKCR7 | |
| - | See PCLKCR0 |
| PCLKCR8 | |
| - | See PCLKCR0 |
| PCLKCR9 | |
| - | See PCLKCR0 |
| PCLKCR10 | |
| - | See PCLKCR0 |
| PCLKCR13 | |
| - | See PCLKCR0 |
| PCLKCR14 | |
| - | See PCLKCR0 |
| PCLKCR19 | |
| - | |
| PCLKCR20 | |

Table 4-250. SYSCTL Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------------|--------------------------------------|
| - | |
| PCLKCR21 | |
| - | |
| PCLKCR27 | |
| - | |
| SIMRESET | |
| sysctl.h | SysCtl_simulateReset |
| LPMCR | |
| sysctl.h | SysCtl_enterIdleMode |
| sysctl.h | SysCtl_enterStandbyMode |
| sysctl.h | SysCtl_enterHaltMode |
| sysctl.h | SysCtl_setStandbyQualificationPeriod |
| sysctl.h | SysCtl_enableWatchdogStandbyWakeups |
| sysctl.h | SysCtl_disableWatchdogStandbyWakeups |
| GPIOLPMSEL0 | |
| sysctl.h | SysCtl_enableLPMWakeupPin |
| sysctl.h | SysCtl_disableLPMWakeupPin |
| GPIOLPMSEL1 | |
| sysctl.h | SysCtl_enableLPMWakeupPin |
| sysctl.h | SysCtl_disableLPMWakeupPin |
| TMR2CLKCTL | |
| cputimer.h | CPUTimer_selectClockSource |
| sysctl.h | SysCtl_setCputimer2Clk |
| RESCCLR | |
| sysctl.h | SysCtl_clearResetCause |
| sysctl.h | SysCtl_clearWatchdogResetStatus |
| RESC | |
| sysctl.h | SysCtl_getResetCause |
| sysctl.h | SysCtl_clearResetCause |
| sysctl.h | SysCtl_getWatchdogResetStatus |
| sysctl.h | SysCtl_clearWatchdogResetStatus |
| LSEN | |
| sysctl.h | SysCtl_enableLockStep |
| sysctl.h | SysCtl_disableLockStep |
| CMPSSLPMSEL | |
| sysctl.h | SysCtl_enableCMPSSLPMWakeupPin |
| sysctl.h | SysCtl_disableCMPSSLPMWakeupPin |
| MCANWAKESTATUS | |
| sysctl.h | SysCtl_isMCANWakeStatusSet |
| sysctl.h | SysCtl_clearMCANWakeStatus |
| MCANWAKESTATUSCLR | |
| sysctl.h | SysCtl_clearMCANWakeStatus |
| CLKSTOPREQ | |
| - | |
| CLKSTOPACK | |

Table 4-250. SYSCTL Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------------|----------------------------------|
| - | |
| USER_REG1_SYRSRN | |
| sysctl.h | SysCtl_SetUserRegister |
| sysctl.h | SysCtl_GetUserRegister |
| USER_REG2_SYRSRN | |
| - | |
| USER_REG1_XRSN | |
| - | |
| USER_REG2_XRSN | |
| - | |
| USER_REG1_PORESETN | |
| - | |
| USER_REG2_PORESETN | |
| - | |
| USER_REG3_PORESETN | |
| - | |
| USER_REG4_PORESETN | |
| - | |
| SCSR | |
| sysctl.h | SysCtl_SetWatchdogMode |
| sysctl.h | SysCtl_IsWatchdogInterruptActive |
| sysctl.h | SysCtl_ClearWatchdogOverride |
| WDCNTR | |
| sysctl.h | SysCtl_GetWatchdogCounterValue |
| WDKEY | |
| sysctl.h | SysCtl_ServiceWatchdog |
| sysctl.h | SysCtl_EnableWatchdogReset |
| sysctl.h | SysCtl_ResetWatchdog |
| WDCR | |
| sysctl.h | SysCtl_ResetDevice |
| sysctl.h | SysCtl_DisableWatchdog |
| sysctl.h | SysCtl_EnableWatchdog |
| sysctl.h | SysCtl_IsWatchdogEnabled |
| sysctl.h | SysCtl_SetWatchdogPredivider |
| sysctl.h | SysCtl_SetWatchdogPrescaler |
| WDWCR | |
| sysctl.h | SysCtl_SetWatchdogWindowValue |
| SYNCSELECT | |
| sysctl.h | SysCtl_SetSyncOutputConfig |
| ADCSOCOUTSELECT | |
| sysctl.h | SysCtl_EnableExtADCSoCSource |
| sysctl.h | SysCtl_DisableExtADCSoCSource |
| SYNCSOCLOCK | |
| sysctl.h | SysCtl_LockExtADCSoCSelect |
| sysctl.h | SysCtl_LockSyncSelect |

Table 4-250. SYSCTL Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------------------|--------------------------------|
| SYS_ERR_INT_FLG | |
| sysctl.h | SysCtl_getInterruptStatus |
| SYS_ERR_INT_CLR | |
| sysctl.h | SysCtl_clearInterruptStatus |
| SYS_ERR_INT_SET | |
| sysctl.h | SysCtl_setInterruptStatus |
| SYS_ERR_MASK | |
| sysctl.h | SysCtl_getInterruptStatusMask |
| sysctl.h | SysCtl_setInterruptStatusMask |
| LCM_ERR_FLG | |
| sysctl.h | SysCtl_getLCMErrorFlag |
| sysctl.h | SysCtl_clearLCMErrorFlag |
| sysctl.h | SysCtl_setLCMErrorFlag |
| LCM_ERR_FLG_CLR | |
| sysctl.h | SysCtl_clearLCMErrorFlag |
| LCM_ERR_FLG_SET | |
| sysctl.h | SysCtl_setLCMErrorFlag |
| REGPARITY_ERR_FLG | |
| sysctl.h | SysCtl_getRegParityErrorFlag |
| sysctl.h | SysCtl_clearRegParityErrorFlag |
| sysctl.h | SysCtl_setRegParityErrorFlag |
| REGPARITY_ERR_FLG_CLR | |
| sysctl.h | SysCtl_clearRegParityErrorFlag |
| REGPARITY_ERR_FLG_SET | |
| sysctl.h | SysCtl_setRegParityErrorFlag |
| REGPARITY_ERR_FLG_MASK | |
| - | |

4.15.17.7 XINT Registers to Driverlib Functions

Table 4-251. XINT Registers to Driverlib Functions

| File | Driverlib Function |
|------------|--------------------------|
| 1CR | |
| gpio.c | GPIO_setInterruptPin |
| gpio.h | GPIO_setInterruptType |
| gpio.h | GPIO_getInterruptType |
| gpio.h | GPIO_enableInterrupt |
| gpio.h | GPIO_disableInterrupt |
| gpio.h | GPIO_getInterruptCounter |
| 2CR | |
| - | See 1CR |
| 3CR | |
| - | See 1CR |
| 4CR | |
| - | See 1CR |
| 5CR | |

Table 4-251. XINT Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------|--------------------------|
| - | See 1CR |
| 1CTR | |
| gpio.h | GPIO_getInterruptCounter |
| 2CTR | |
| - | |
| 3CTR | |
| - | |

Chapter 5
ROM Code and Peripheral Booting



This chapter explains the boot procedure, the available boot modes, and the various details of the ROM code including memory maps, initializations, reset handling, and status information.

| | |
|---|-------------|
| 5.1 Introduction..... | .402 |
| 5.2 Device Boot Sequence..... | .403 |
| 5.3 Device Boot Modes..... | .403 |
| 5.4 Device Boot Configurations..... | .404 |
| 5.5 Device Boot Flow Diagrams..... | .409 |
| 5.6 Device Reset and Exception Handling..... | .413 |
| 5.7 Boot ROM Description..... | .414 |
| 5.8 Application Notes for Using the Bootloaders..... | .441 |

5.1 Introduction

The purpose of this chapter is to explain the boot read-only memory (ROM) code functionality for the CPU core, including the boot procedure. This chapter also discusses the functions and features of the boot ROM code, and provides details about the ROM memory-map contents. On every reset, the device executes a boot sequence in the ROM depending on the reset type and boot configuration. This sequence initializes the device to run the application code. For the CPU, the boot ROM also contains peripheral bootloaders that can be used to load an application into RAM. These bootloaders can be disabled for safety or security purposes.

See [Table 5-1](#) for details on available boot features for the C28x CPU. Additionally, [Table 5-2](#) shows the sizes of the various ROMs on the device.

For details on the security APIs provided, refer to [Section 5.7.9](#).

Various tables are provided in ROM for use in software library, refer to [Section 5.7.6](#) for more details.

Table 5-1. Boot System Overview

| Boot Feature | CPU |
|-----------------------------------|--|
| Initial boot process | Device reset |
| Boot mode selection | GPIOs |
| Boot modes supported | Flash boot Secure Flash boot RAM boot |
| Peripheral boot loaders supported | Parallel IO SCI / Wait CAN CAN-FD I2C SPI |

Table 5-2. ROM Memory

| ROM | CPU Size |
|-------------------|----------|
| Unsecure Boot ROM | 64KB |
| Secure Boot ROM | 32KB |

5.1.1 ROM Related Collateral

Foundational Materials

- [Bootloading 101](#) (Video)

Getting Started Materials

- [Secure BOOT On C2000 Device Application Report](#)

Expert Materials

- [C2000 Software Controlled Firmware Update Process Application Report](#)

5.2 Device Boot Sequence

Table 5-3 describes the general boot ROM procedure each time the CPU core is reset.

During boot, boot ROM code updates a boot status location in RAM that details the actions taken during this process. Refer to [Section 5.7.11](#) for more details.

Table 5-3. Device Boot ROM Sequence

| Step | CPU Action |
|------|---|
| 1 | After reset, perform watchdog initialization |
| 2 | Clock configuration and Flash power-up |
| 3 | Peripheral trimming and device configuration registers are loaded from OTP. |
| 4 | On power-on reset (POR), all RAMs are initialized. |
| 5 | Non-maskable interrupt (NMI) handling is enabled and DCSM initialization is performed. |
| 6 | Device calibration is performed; trimming the specified peripherals with set OTP values. |
| 7 | Determine if polling the GPIO pins are needed for determining the boot mode and, if so, read the boot mode GPIO pins to determine the boot mode to run. |
| 8 | Based on the boot mode and options, the appropriate boot sequence is executed. Refer to Section 5.5.1 for a flow chart of the boot sequences. |

5.3 Device Boot Modes

This section explains the default boot modes, as well as all the available custom boot modes supported on this device. The boot ROM uses the boot mode select, general purpose input/output (GPIO) pins to determine the boot mode configuration.

5.3.1 Default Boot Modes

Table 5-4 shows the boot mode options available for selection by the default boot mode select pins. Users have the option to program the device to customize the boot modes selectable in the boot-up table as well as the boot mode select pin GPIOs used.

Table 5-4. Device Default Boot Modes

| Boot Mode | GPIO24 (Default boot mode select pin 1) | GPIO32 (Default boot mode select pin 0) |
|--------------------------------|--|--|
| Parallel IO | 0 | 0 |
| SCI / Wait Boot ⁽¹⁾ | 0 | 1 |
| CAN | 1 | 0 |
| Flash | 1 | 1 |

(1) SCI boot mode is used as a wait boot mode as long as SCI continues to wait for an 'A' or 'a' during the SCI autobaud lock process.

Refer to [Section 5.7.7.1](#) for functional details of the boot modes.

Refer to [Section 5.7.8](#) for GPIOs used for selecting the boot modes.

Refer to [Section 5.4](#) for details of boot configurations.

Note

All the peripheral boot modes that are supported use the first instance of the peripheral module (SCIA, SPIA, I2CA, CANA, and so forth). Whenever these boot modes are referred to in this chapter, such as SCI boot, the mode is actually referring to the first module instance, which means the SCI boot on the SCIA port. The same applies to the other peripheral boot modes.

5.3.2 Custom Boot Modes

Once the user programs a custom boot table in user OTP, an entry in the custom table is used for booting. Users can customize the boot mode select pins in the end system design by programming the BOOTPIN_CONFIG location in user OTP. This allows customers to use 0, 1, 2, or 3 boot mode select pins as needed. You can also customize the boot definition table and indicate which location to boot from by programming the boot mode definition table in the BOOTDEF location of user OTP. [Table 5-5](#) shows the options for various boot modes.

Table 5-5. Custom Boot Modes

| Boot Mode Number | Boot Modes |
|------------------|--------------|
| 0 | Parallel |
| 1 | SCI / Wait |
| 2 | CAN |
| 3 | Flash |
| 4 | Wait |
| 5 | RAM |
| 6 | SPI |
| 7 | I2C |
| 8 | CAN FD |
| 10 | Secure Flash |

5.4 Device Boot Configurations

This section details what boot configurations are available and how to configure them. This device supports from zero boot mode select pins up to three boot mode select pins and from one configured boot mode up to eight configured boot modes.

To change and configure the device from the default settings to custom settings for your application, use the following process:

1. Determine all the various ways you want application to be able to boot. (For example: Primary boot option of Flash boot for your main application, secondary boot option of CAN boot for firmware updates, tertiary boot option of SCI boot for debugging, etc)
2. Based on the number of boot modes needed, determine how many boot mode select pins (BMSPs) are required to select between your selected boot modes. (For example: Two BMSPs are required to select between three boot mode options)
3. Assign the required BMSPs to a physical GPIO pin. (For example, BMSP0 to GPIO10, BMSP1 to GPIO51, and BMSP2 left as default which is disabled). Refer to [Section 5.4.1](#) for all the details on performing these configurations.
4. Assign the determined boot mode definitions to indexes in your custom boot table that correlate to the decoded value of the BMSPs. For example, BOOTDEF0=Boot to Flash, BOOTDEF1=CAN Boot, BOOTDEF2=SCI Boot; all other BOOTDEFx are left as default/nothing). Refer to [Section 5.4.2](#) for all the details on setting up and configuring the custom boot mode table.

Additionally, [Section 5.4.3](#) provides some example use cases on how to configure the BMSPs and custom boot tables.

5.4.1 Configuring Boot Mode Pins

This section explains how the boot mode select pins are customized by the user, by programming the BOOTPIN-CONFIG location (refer to [Table 5-6](#)), in the user-configurable dual-zone security module (DCSM) OTP. The location in the DCSM OTP is Z1-OTP-BOOTPIN-CONFIG or Z2-OTP-BOOTPIN-CONFIG. When debugging, EMU-BOOTPIN-CONFIG is the emulation equivalent of Z1-OTP-BOOTPIN-CONFIG/Z2-OTP-BOOTPIN-CONFIG, and can be programmed to experiment with different boot modes without writing to OTP. The device can be programmed to use **zero**, **one**, **two**, or **three** boot mode select pins as needed.

Note

When using Z2-OTP-BOOTPIN-CONFIG, the configurations programmed in this location take priority over the configurations in Z1-OTP-BOOTPIN-CONFIG. It is recommended to use Z1-OTP-BOOTPIN-CONFIG first and then, if OTP configurations need to be altered, switch to using Z2-OTP-BOOTPIN-CONFIG.

Table 5-6. BOOTPIN-CONFIG Bit Fields

| Bit | Name | Description |
|-------|--------------------------------|---|
| 31:24 | Key | Write 0x5A to these 8-bits to tell the boot ROM code that the bits in this register are valid. |
| 23:16 | Boot Mode Select Pin 2 (BMSP2) | Refer to BMSP0 description. |
| 15:8 | Boot Mode Select Pin 1 (BMSP1) | Refer to BMSP0 description. |
| 7:0 | Boot Mode Select Pin 0 (BMSP0) | Set to the GPIO pin to be used during boot (up to 255). 0x0 = GPIO0, 0x01 = GPIO1, and so on. Writing 0xFF disables this BMSP and this pin is no longer used to select the boot mode. |

Note

GPIO 224 to 253 are analog pins, but digital inputs are possible on these pins provided the software writes to the GPIOHAMSEL register bits.

The following GPIOs cannot be used as a BMSP. If selected for a particular BMSP, the boot ROM automatically selects the factory default GPIOs for BMSP0 and BMSP1. Factory default for BMSP2 is 0xFF, which disables the BMSP.

- GPIO 36, 38, 39, 47, 50-223, 225, 229, 230-241, and 243 (Not available on any package)
-

Table 5-7. Standalone Boot Mode Select Pin Decoding

| BOOTPIN_CONFIG Key | BMSP0 | BMSP1 | BMSP2 | Realized Boot Mode |
|---------------------------|--------------|--------------|--------------|--|
| != 0x5A | Don't Care | Don't Care | Don't Care | Boot as defined by the factory default BMSPs. |
| | 0xFF | 0xFF | 0xFF | Boot as defined in the boot table for boot mode 0 (All BMSPs disabled). |
| | Valid GPIO | 0xFF | 0xFF | Boot as defined by the value of BMSP0 (BMSP1 and BMSP2 disabled). |
| | 0xFF | Valid GPIO | 0xFF | Boot as defined by the value of BMSP1 (BMSP0 and BMSP2 disabled). |
| | 0xFF | 0xFF | Valid GPIO | Boot as defined by the value of BMSP2 (BMSP0 and BMSP1 disabled) |
| | Valid GPIO | Valid GPIO | 0xFF | Boot as defined by the values of BMSP0 and BMSP1 (BMSP2 disabled). |
| | Valid GPIO | 0xFF | Valid GPIO | Boot as defined by the values of BMSP0 and BMSP2 (BMSP1 disabled). |
| | 0xFF | Valid GPIO | Valid GPIO | Boot as defined by the values of BMSP1 and BMSP2 (BMSP0 disabled). |
| | Valid GPIO | Valid GPIO | Valid GPIO | Boot as defined by the values of BMSP0, BMSP1, and BMSP2. |
| | Invalid GPIO | Valid GPIO | Valid GPIO | BMSP0 is reset to the factory default BMSP0 GPIO. Boot as defined by the values of BMSP0, BMSP1, and BMSP2. |
| | Valid GPIO | Invalid GPIO | Valid GPIO | BMSP1 is reset to the factory default BMSP1 GPIO. Boot as defined by the values of BMSP0, BMSP1, and BMSP2. |
| | Valid GPIO | Valid GPIO | Invalid GPIO | BMSP2 is reset to the factory default state, which is disabled. Boot as defined by the values of BMSP0 and BMSP1. |

Note

When decoding the boot mode, BMSP0 is the least-significant bit and BMSP2 is the most-significant bit of the boot table index value. It is recommended when disabling BMSPs to start with disabling BMSP2. For example, in an instance when only using BMSP2 (BMSP1 and BMSP0 are disabled), then only the boot table indexes of 0 and 4 are selectable. In the instance when using only BMSP0, then the selectable boot table indexes are 0 and 1.

5.4.2 Configuring Boot Mode Table Options

This section explains how to configure the boot definition table, BOOTDEF, for the device and the associated boot options. The 64-bit location is located in user-configurable DCSM OTP in the Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH locations. When debugging, EMU-BOOTDEF-LOW and EMU-BOOTDEF-HIGH are the emulation equivalents of Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH, and can be programmed to experiment with different boot mode options without writing to OTP. The range of customization to the boot definition table depends on how many boot mode select pins (BMSP) are being used. For example, 0 BMSPs equals to 1 table entry, 1 BMSP equals to 2 table entries, 2 BMSPs equals to 4 table entries, and 3 BMSPs equals to 8 table entries. Refer to [Section 5.4.3](#) for examples on how to setup the BOOTPIN_CONFIG and BOOTDEF values.

Note

The locations Z2-OTP-BOOTDEF-LOW and Z2-OTP-BOOTDEF-HIGH are used instead of Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH locations when Z2-OTP-BOOTPIN-CONFIG is configured. Refer to [Section 5.4.1](#) for more details on BOOTPIN_CONFIG usage.

Table 5-8. BOOTDEF Bit Fields

| BOOTDEF Name | Byte Position | Name | Description |
|--------------|---------------|-------------------------|---|
| BOOT_DEF0 | 7:0 | [3:0] BOOT_DEF0 Mode | Set the boot mode number from Section 5.3.2 . Any unsupported boot mode causes the device to either go to wait boot (debugger connected) or boot to Flash (standalone). |
| | | [7:4] BOOT_DEF0 Options | Set alternate/additional boot options. This can include changing the GPIOs for a particular boot peripheral or specifying a different Flash entry point. Refer to Section 5.7.8 for valid BOOTDEF values to set in the table. |
| BOOT_DEF1 | 15:8 | BOOT_DEF1 Mode/Options | Refer to BOOT_DEF0 description. |
| BOOT_DEF2 | 23:16 | BOOT_DEF2 Mode/Options | |
| BOOT_DEF3 | 31:24 | BOOT_DEF3 Mode/Options | |
| BOOT_DEF4 | 39:32 | BOOT_DEF4 Mode/Options | |
| BOOT_DEF5 | 47:40 | BOOT_DEF5 Mode/Options | |
| BOOT_DEF6 | 55:48 | BOOT_DEF6 Mode/Options | |
| BOOT_DEF7 | 63:56 | BOOT_DEF7 Mode/Options | |

5.4.3 Boot Mode Example Use Cases

This section demonstrates some use cases for configuring the boot mode select pins and boot modes.

5.4.3.1 Zero Boot Mode Select Pins

This use case demonstrates a scenario for an application that does not use any boot mode select pins and always has the device boot to Flash.

1. Program the BOOTPIN_CONFIG location in OTP as follows:
 - Set BOOTPIN_CONFIG.BMSP0 to 0xFF
 - Set BOOTPIN_CONFIG.BMSP1 to 0xFF
 - Set BOOTPIN_CONFIG.BMSP2 to 0xFF
 - Set BOOTPIN_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 5.7.8](#) for valid BOOTDEF values to set in the table.
 - Set BOOTDEF.BOOTDEF0 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 0.
 - Refer to [Section 5.7.2](#) for the available Flash entry points.

Table 5-9. Zero Boot Pin Boot Table Result

| Boot Mode Table Number | Boot Mode |
|------------------------|-------------------|
| 0 | Flash Boot (0x03) |

5.4.3.2 One Boot Mode Select Pin

This use case demonstrates a scenario for an application using one boot mode select pin to select between booting to Flash or using CAN boot.

1. Program the BOOTPIN_CONFIG location in OTP as follows:
 - Set BOOTPIN_CONFIG.BMSP0 to a user specified GPIO, such as 0x0 for GPIO0
 - Set BOOTPIN_CONFIG.BMSP1 to 0xFF
 - Set BOOTPIN_CONFIG.BMSP2 to 0xFF
 - Set BOOTPIN_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 5.7.8](#) for valid BOOTDEF values to set in the table.
 - Set BOOTDEF.BOOTDEF0 to 0x02 for CAN booting. This sets CAN boot to boot table index 0.
 - Set BOOTDEF.BOOTDEF1 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 1.

Table 5-10. One Boot Pin Boot Table Result

| Boot Mode Table Number | Boot Mode |
|------------------------|-------------------|
| 0 | CAN Boot (0x02) |
| 1 | Flash Boot (0x03) |

5.4.3.3 Three Boot Mode Select Pins

This use case demonstrates a scenario for an application using three boot mode select pins to select between various boot modes in the custom boot table.

1. Program the BOOTPIN_CONFIG location in OTP as follows:
 - Set BOOTPIN_CONFIG.BMSP0 to a user specified GPIO, such as 0x0 for GPIO0
 - Set BOOTPIN_CONFIG.BMSP1 to a user specified GPIO, such as 0x1 for GPIO1
 - Set BOOTPIN_CONFIG.BMSP2 to a user specified GPIO, such as 0x2 for GPIO2
 - Set BOOTPIN_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 5.7.8](#) for valid BOOTDEF values to set in the table.
 - Set BOOTDEF.BOOTDEF0 to 0x02 for CAN booting. This sets CAN boot to boot table index 0.
 - Set BOOTDEF.BOOTDEF1 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 1.
 - Set BOOTDEF.BOOTDEF2 to 0x24 for booting to wait boot (alternate option). This sets wait boot to boot table index 2.
 - Set BOOTDEF.BOOTDEF3 to 0x66 for SPI booting (alternate GPIO option 3). This sets SPI boot to boot table index 3.
 - Set BOOTDEF.BOOTDEF4 to 0x43 for booting to Flash (entry address option 2). This sets Flash boot to boot table index 4.

Table 5-11. Three Boot Pins Boot Table Result

| Boot Mode Table Number | Boot Mode |
|------------------------|--------------------------|
| 0 | CAN Boot (0x02) |
| 1 | Flash Boot (0x03) |
| 2 | Wait Boot - Alt (0x24) |
| 3 | SPI - Alt3 (0x66) |
| 4 | Flash Boot - Alt2 (0x43) |
| 5, 6, 7 | Not used in this example |

5.5 Device Boot Flow Diagrams

This section details the boot flow diagrams for standalone and emulation boot flows.

5.5.1 Boot Flow

Upon reset, the CPU follows the boot flow shown in [Figure 5-1](#). Depending on whether a JTAG debugger is connected to the device, the CPU either continues booting following the emulation boot flow or the standalone boot flow.

Note

BOR follows same flow as POR.




Figure 5-1. Device Boot Flow

5.5.2 Emulation Boot Flow

Figure 5-2 shows the emulation boot flow when JTAG debugger is connected.




Figure 5-2. Emulation Boot Flow

5.5.3 Standalone Boot Flow

Figure 5-3 shows the standalone boot flow when no JTAG debugger is connected to the device.




Figure 5-3. CPU Standalone Boot Flow

5.6 Device Reset and Exception Handling

5.6.1 Reset Causes and Handling

Table 5-12 explains the actions each boot ROM performs upon reset for a specific reset cause.

Table 5-12. Boot ROM Reset Causes and Actions

| Reset Source | Boot ROM Action |
|---|---|
| Power on Reset (POR) | 1. Configure Clock Divider 2. Flash Power Up 3. Device configuration and trimming 4. RAM Initialization 5. Continue default boot flow |
| External Reset (XRS) Includes: • Watchdog Reset • NMI Watchdog Reset • SIMRESET XRS | 1. Configure Clock Divider 2. Flash Power Up 3. Device configuration and trimming 4. Clear RAM for boot stack 5. Continue default boot flow |
| Secure Copy Code (SCC) Reset | 1. Clear RAM for boot stack 2. Continue default boot flow |
| SIMRESET | 1. Clear RAM for boot stack 2. Continue default boot flow |
| Debugger Reset | 1. Clear RAM for boot stack 2. Continue default boot flow |

5.6.2 Exceptions and Interrupts Handling

Table 5-13 explains the actions that the boot ROM performs, if any exceptions occur during boot. The exception handling philosophy in most cases is to log the error and continue booting to reach the application.

Table 5-13. Boot ROM Exceptions and Actions

| Exception Event Source | Boot ROM Action | Event Logged |
|---|--|--------------------|
| Clock Fail | Clear the NMI flag and continue to boot | Yes |
| RAM Uncorrectable Error | Perform RAM initialization and reset the device | Yes ⁽¹⁾ |
| ROM Parity Error | | |
| Flash Uncorrectable Error | Reset the device | Yes |
| Embedded Real-time Analysis and Diagnostic (ERAD) NMI | Clear the NMI flag and continue to boot | Yes |
| RL NMI (CLB) | Clear the NMI flag and continue to boot | Yes |
| Software NMI error (Software self test error) | Reset the device | No |
| ITRAP Exception | Record memory address of where the illegal instruction was executed and let device reset | Yes |
| Unsupported PIE Interrupts | Ignore and continue to boot | No |

- (1) A RAM uncorrectable error or ROM parity error clears the boot status information stored in RAM because a RAM initialization is performed to attempt to correct the error. Since the boot status information is erased, this exception can be identified in that a NMIWD reset occurred and all the RAMs are erased.

5.7 Boot ROM Description

This section explains the details regarding the device boot ROMs.

5.7.1 Boot ROM Configuration Registers

The boot ROM code involves several memory addresses and registers used during execution. There are two sets of configurations; one for emulation and one for standalone boot flow. The emulation locations located in RAM emulate the OTP configurations and can be written to as many times as needed. The user configurable DCSM OTP locations used in the standalone boot flow program the device OTP and hence can only be written once. [Table 5-14](#) details these locations. For bit field configuration details for BOOTPIN-CONFIG and BOOTDEF, see [Section 5.4.1](#) and [Section 5.4.2](#).

Additionally, the boot ROM supports boot configurations from DCSM zone 1 and zone 2 registers. Zone 2 configurations supercede zone 1 configurations, so it is recommended to use zone 1 configurations and use zone 2 as a secondary option.

Table 5-14. Boot ROM Registers

| Boot Flow | Register Name | Boot ROM Name | Register Address | User OTP Address |
|--------------------------|---------------|-----------------------|------------------|------------------|
| Emulation | - | EMU-BOOTPIN-CONFIG | 0x0000 0D00 | - |
| | - | EMU-GPREG2 | 0x0000 0D02 | - |
| | - | EMU-BOOTDEF-LOW | 0x0000 0D04 | - |
| | - | EMU-BOOTDEF-HIGH | 0x0000 0D06 | - |
| Standalone (Using Z1) | Z1-GPREG1 | Z1-OTP-BOOTPIN-CONFIG | 0x0005 F008 | 0x0007 8008 |
| | Z1-GPREG2 | Z1-OTP-BOOT-GPREG2 | 0x0005 F00A | 0x0007 800A |
| | Z1-GPREG3 | Z1-OTP-BOOTDEF-LOW | 0x0005 F00C | 0x0007 800C |
| | Z1-GPREG4 | Z1-OTP-BOOTDEF-HIGH | 0x0005 F00E | 0x0007 800E |
| Standalone (Using Z2) | Z2-GPREG1 | Z2-OTP-BOOTPIN-CONFIG | 0x0005 F088 | 0x0007 8208 |
| | Z2-GPREG2 | Z2-OTP-BOOT-GPREG2 | 0x0005 F08A | 0x0007 820A |
| | Z2-GPREG3 | Z2-OTP-BOOTDEF-LOW | 0x0005 F08C | 0x0007 820C |
| | Z2-GPREG4 | Z2-OTP-BOOTDEF-HIGH | 0x0005 F08E | 0x0007 820E |

5.7.1.1 GPREG2 Usage and MPOST Configuration

Table 5-15 explains how the bit field values from the user configurable DCSM OTP location, Z1-OTP-BOOT-GPREG2 or Z2-OTP-BOOT-GPREG2, are decoded by boot ROM.

Table 5-15. DCSM Zone GPREG2 Bit Fields

| Bit | Name | Description | Boot ROM Action |
|-------|----------------------|---|---|
| 31:24 | Key | Write 0x5A to indicate to the boot ROM code that the bits in this register are valid. | If user sets to 0x5A, boot ROM uses the values in this register. If set to any other value, boot ROM ignores values in this register. |
| 23:8 | Reserved | Reserved | No Action |
| 7:6 | MPOST ⁽¹⁾ | 0x0 = Run MPOST with PLL disabled (10MHz internal oscillator) | When configured to a valid value, MPOST POR memory self-test runs on all device memories |
| | | 0x1 = Run MPOST with PLL enabled for 115MHz | |
| | | 0x2 = Run MPOST with PLL enabled for 57.5MHz | |
| | | 0x3 = Disable MPOST | |
| 5:4 | ERROR_STS_PIN config | 0x0 – GPIO24, MUX Option 13 | This indicates which GPIO pin is supposed to be used as ERROR_PIN and boot ROM configures the mux as such for the said pin. The ERROR_STS pin mux configuration is locked by the boot ROM, but not committed. |
| | | 0x1 – GPIO28, MUX Option 13 | |
| | | 0x2 – GPIO29, MUX Option 13 | |
| | | 0x3 – ERROR_STS function disabled (default) | |
| 3:0 | CJTAGNODEID | CJTAGNODEID[3:0] | Boot ROM takes this values and programs the lower 4 bits of the CJTAGNODEID register. |

- (1) If MPOST is configured to run with PLL enabled and the PLL fails to lock, then the MPOST run is skipped altogether. This does not apply, if MPOST is configured to use INTOSC2 with PLL disabled.

Note

Z1-GPREG2 shares ECC with Z1-GPREG1, so users can program both these locations at the same time in User OTP.

5.7.2 Entry Points

This section gives details about the entry point addresses for various boot modes. These entry points direct the boot ROM what address to branch to at the end of booting as per the selected boot mode.

Table 5-16 gives details about the entry point addresses for Flash boot mode.

Table 5-17 gives details about the entry point addresses for RAM boot mode.

Table 5-18 gives details about the entry point addresses for Secure Flash boot mode.

Table 5-16. Flash Entry Point Addresses

| Option | BOOTDEFx Value | Flash Sector | Address | Packages Supported |
|--------|----------------|------------------------------|-------------|--------------------|
| 0 | 0x03 | CPU Bank 0 Sector 0 | 0x0008 0000 | All |
| 1 | 0x23 | CPU Bank 0 Sector 32 | 0x0008 8000 | All |
| 2 | 0x43 | CPU Bank 0 End of Sector 63 | 0x0008 FFF0 | All |
| 3 | 0x63 | CPU Bank 0 Sector 64 | 0x0009 0000 | All |
| 4 | 0x83 | CPU Bank 0 End of Sector 96 | 0x0009 8000 | All |
| 5 | 0xA3 | CPU Bank 0 End of Sector 127 | 0x0009 FFF0 | All |

Table 5-17. RAM Entry Point Address

| Option | BOOTDEFx Value | RAM Entry Point | Package Supported |
|--------|----------------|-----------------|-------------------|
| 0 | 0x05 | 0x0000 0000 | All |

Table 5-18. Secure Flash Entry Point Addresses

| Option | BOOTDEFx Value | Flash Sector | Address | Packages Supported |
|-------------|----------------|-----------------------------|-------------|--------------------|
| 0 (default) | 0x0A | CPU Bank 0 Sector 0 | 0x0008 0000 | All |
| 1 | 0x2A | CPU Bank 0 Sector 32 | 0x0008 8000 | All |
| 2 | 0x4A | CPU Bank 0 End of Sector 63 | 0x0008 FFF0 | All |
| 3 | 0x6A | CPU Bank 0 Sector 64 | 0x0009 0000 | All |
| 4 | 0x8A | CPU Bank 0 End of Sector 96 | 0x0009 8000 | All |

5.7.3 Wait Points

The wait mode puts the CPU in a loop in the boot ROM code and does not branch to the user application code. The device can enter the wait boot mode either through manually being set or because of some issue during boot up. Using the wait boot mode is recommended when using a debugger to avoid any JTAG issues. There is an ESTOP provided for debugging during Wait boot.

Table 5-19. Wait Boot Options

| Option | BOOTDEFx Value | Watchdog Status | Package Supported |
|-------------|----------------|-----------------|-------------------|
| 0 (default) | 0x04 | Enabled | All |
| 1 | 0x24 | Disabled | All |

During boot ROM execution, there are situations where the CPU can enter a wait loop in the code. This state can occur for a variety of reasons. [Table 5-20](#) details the address ranges that the CPU PC register value falls between, if the CPU has entered one of these instances.

Following are the actions for entering wait boot mode:

- Wait boot is set by the user as the boot mode.
- Boot mode is unrecognizable and a debugger is connected to the device.
- The emulation BOOTPIN_CONFIG key isn't equal to 0xA5 or 0x5A.
- An error occurs during emulation boot and the boot mode pins are decoded with a value not recognized as a valid boot mode.

Table 5-20. Wait Point Addresses

| Address Range | Description |
|--|---|
| 0x003F BC2D – 0x003F BC35 | In Wait Boot Mode |
| 0x003F CF03 – 0x003F CF0B | In SCI Boot waiting on autobaud lock |
| 0x003F FD4C – 0x003F FDE9 | In NMI Handler |
| 0x003F FE18 – 0x003F FE2F | In ITRAP ISR |
| 0x003F C191 - 0x003F C1A8 0x003F C6F2 - 0x003F C711 | In Parallel boot waiting for control signal |

5.7.4 Secure Flash Boot

Secure Flash boot mode is similar to Flash boot mode in that the boot flow branches to the configured memory address in Flash but only after the Flash memory contents have been authenticated. The Flash authentication uses a Cipher-based Message Authentication Protocol (CMAC) to authenticate 16KB of Flash starting from the configured Flash entry point address. The CMAC calculation requires a user-defined 128-bit key programmed in the CPU User OTP Zone 1 Header OTP CMACKEY bit field. Additionally, you must calculate the golden CMAC tag based on the 16KB Flash memory range and store the tag along with the user code at a hardcoded address in Flash. During secure Flash boot, the calculated CMAC tag is compared to the user golden CMAC tag in Flash to determine the pass/fail status of the CMAC authentication. When authentication passes, boot flow continues and branches to Flash to begin executing the application. When authentication fails, the device is reset.

For the available secure Flash boot entry address options, refer to [Section 5.7.2](#).

For generating the secure Flash golden CMAC tag for CPU, refer to the [TMS320C28x Assembly Language Tools User's Guide](#) within section “Using Secure Flash Boot on TMS320F2838x Devices” for instructions.

Note

Both the CMAC golden signature and CMAC key are stored in the most significant double format, but each 32-bit section is in little-endian format.

Key: 2B7E1516 28AED2A6 ABF71588 09CF4F3C

(MSB is 2B and LSB is 3C)

CMACKEY0 = 0x2B7E1516

CMACKEY1 = 0x28AED2A6

CMACKEY2 = 0xABF71588

CMACKEY3 = 0x09CF4F3C

Note

You must make sure that the Flash sector that encompasses the configured Flash entry point and the first 16KB of Flash is assigned to Zone 1 for the core setup for secure Flash boot.

Recommended to use device JTAGLOCK when using secure Flash boot.

Table 5-21. Secure Flash Boot Details

| Details | Location Address |
|--|---|
| CMAC Signature Address | Flash Entry point Address + 0x2 |
| CMAC Key Address (128-bit key) | DCSM Z1 OTP CMACKEY0/1/2/3 |
| Flash Entry Point (Bank 0, Sector 0) | 0x0008 0000 |
| Flash Entry Point (Bank 0, Sector 32) | 0x0008 8000 |
| Flash Entry Point (Bank 0, End of Sector 63) | 0x0008 FFF0 |
| Flash Entry Point (Bank 0, Sector 64) | 0x0009 0000 |
| Flash Entry Point (Bank 0, Sector 96) | 0x0009 8000 |
| Address Range for CMAC Calculation | Start: Flash Entry Point Address End: Flash Entry Point Address + 16KB |

Table 5-22. Secure Flash Tag and Key Details

| Name | Address | Details |
|--------------------------|--|---|
| CMA Golden Tag (128-bit) | CPU: <i>Flash Entry Point Address + 0x2</i> | <p>Located in Flash, offset from the entry point address, by 2 words (CPU).</p> <p>When CMAC calculations are performed, the golden tag location in memory is considered all 0xFs. Refer to Example 5-1 for an example regarding linker configuration on CPU.</p> <p>Lower memory contains the tag's MSW and higher memory contains the LSW.</p> <p>Example (on CPU):</p> <p>Tag = 0x00112233 44556677 8899AABB CCDDEEFF</p> <p>Address 0x0 = 0x00112233</p> <p>Address 0x2 = 0x44556677</p> <p>Address 0x4 = 0x8899AABB</p> <p>Address 0x6 = 0xCCDDEEFF</p> |
| CMAC 128-Bit Key | 0x0007 8018 | <p>Located in CPU Zone 1 User Header OTP (CMACKEY0, CMACKEY1, CMACKEY2, CMACKEY3)</p> <p>CMACKEY0 contains the key's MSW and CMACKEY3 contains the LSW.</p> <p>Example:</p> <p>Key = 0x00112233 44556677 8899AABB CCDDEEFF</p> <p>CMACKEY0 = 0x00112233</p> <p>CMACKEY1 = 0x44556677</p> <p>CMACKEY2 = 0x8899AABB</p> <p>CMACKEY3 = 0xCCDDEEFF</p> |

Table 5-23. Secure Flash Authentication Failure Actions

| CPU | Action on Failed Authentication |
|----------|---|
| C28x CPU | <ol style="list-style-type: none"> Emulation only - Halt debugger (ESTOP) Wait in endless loop (for device reset due to WD reset) |

Table 5-24. Secure Flash on all CPUs Recommended Flow

| Step | Action |
|------|---|
| 1 | Secure Flash boot CPU |
| 2 | Any Flash beyond the first 16KB from the entry point that is planned for use can be authenticated by you using a different CMAC golden tag embedded at an address somewhere within the already authenticated 16KB of Flash. |

APIs for CMAC calculation and authentication is provided as part of ROM. Details are available in [Section 5.7.9](#).

Example 5-1. Secure Flash CPU1 Linker File Example

```
MEMORY
{
    /* Code Start branch to _c_int00 */
    BEGIN : origin = 0x80000, length = 0x0002
    /* User calculated golden CMAC tag for Flash Sector 0 */
    GOLDEN_CMAC_TAG : origin = 0x80002, length = 0x0008
    /* Flash Sector 0 containing application code */
    FLASH_SECTOR_0 : origin = 0x8000A, length = 0x1FF6
    .
    .
    .
}
```

5.7.5 Memory Maps

5.7.5.1 Boot ROM Memory Maps

[Table 5-25](#) details the ROM memory map including secure and unsecure ROM.

Table 5-25. Boot ROM Memory Map

| Memory | Origin Address | Length (Words) |
|----------------------|----------------|----------------|
| ROM Signature | 0x003F 8000 | 0x0002 |
| Version | 0x003F 8002 | 0x0004 |
| IQmath Tables | 0x003F 8006 | 0x1674 |
| FPU32 Fast Tables | 0x003F 967A | 0x081A |
| FPU32 Twiddle Tables | 0x003F 9E94 | 0x0DF8 |
| Boot Code | 0x003F AC8C | 0x4000 |
| AES Tables | 0x003F E900 | 0x1400 |
| Interrupt Handlers | 0x003F FD00 | 0x01AE |
| CRC Table | 0x003F FFB6 | 0x0008 |
| Vector Table | 0x003F FFBE | 0x0042 |

5.7.5.2 Reserved RAM Memory Maps

[Table 5-26](#) details memory usage in RAM that is reserved for boot ROM to use. These memory sections can be reserved in the user application.

Table 5-26. Reserved RAM Memory Map

| Memory | Description | Origin Address | Length (Words) |
|--------|--|----------------|----------------|
| RAM | Boot Status, Boot Mode, MPOST Status, Boot Stack | 0x0000 0002 | 0x0126 |

5.7.6 ROM Tables

[Table 5-27](#) details the boot ROM symbol libraries that can be integrated into an application to use the available ROM functions and tables.

Table 5-27. ROM Symbol Tables

| ROM Symbols | Library Name | Location |
|-------------------------------|-------------------------------|--|
| ROM Bootloaders and Functions | F280015xCPU_BootROM_Symbols | Under /libraries/boot_rom in C2000Ware |
| FPU32 Tables | F280015xCPU_BootROM_Symbols | |
| IQmath | F280015xCPU_IQMathROM_Symbols | |

5.7.7 Boot Modes and Loaders

The available boot modes and bootloaders supported on this device are detailed in this section.

5.7.7.1 Boot Modes

This section details the available boot modes that do not involve a peripheral boot loader. [Table 5-28](#) details the available boot modes that do not involve a peripheral boot loader.

Table 5-28. Boot Mode Availability

| Boot Mode | CPU Support |
|-------------------|-------------|
| Flash Boot | C28x CPU |
| RAM Boot | C28x CPU |
| Wait Boot | C28x CPU |
| Secure Flash Boot | C28x CPU |

5.7.7.1.1 Flash Boot

Flash boot mode branches to the configured memory address in Flash memory. Refer to [Section 5.7.2](#) for all the available Flash address options.

5.7.7.1.2 RAM Boot

RAM boot mode branches to the configured memory address in RAM. Refer to [Section 5.7.2](#) for all the available RAM address options.

5.7.7.1.3 Wait Boot

Wait boot mode branches to the memory address as mentioned in [Section 5.7.3](#).

5.7.7.2 Bootloaders

This section details the available boot modes that use a peripheral boot loader. For more specific details on the supported data stream structure used by the following bootloaders, refer to [Section 5.8.1](#).

5.7.7.2.1 SCI Boot Mode

The SCI boot mode asynchronously transfers code from SCI-A to internal memory. This boot mode only supports an incoming 8-bit data stream and follows the data flow as shown in [Figure 5-4](#).




Figure 5-4. Overview of SCI Bootloader Operation

The device communicates with the external host by communication through the SCI-A peripheral. The autobaud feature of the SCI port is used to lock baud rates with the host. For this reason the SCI loader is very flexible and you can use a number of different baud rates to communicate with the device.

After each data transfer, the bootloader echoes back the 8-bit character received to the host. This allows the host to check that each character was received by the bootloader.

At higher baud rates, the slew rate of the incoming data bits can be affected by transceiver and connector performance. While normal serial communications can work well, this slew rate can limit reliable auto-baud detection at higher baud rates (typically beyond 100kbaud) and cause the auto-baud lock feature to fail. To avoid this, the following is recommended:

1. Achieve a baud-lock between the host and SCI bootloader using a lower baud rate.
2. Load the incoming application or custom loader at this lower baud rate.
3. The host can then handshake with the loaded application to set the SCI baud rate register to the desired high baud rate.




Figure 5-5. Overview of SCI Boot Function

5.7.7.2.2 SPI Boot Mode

The SPI loader expects an SPI-compatible 16-bit or 24-bit addressable serial EEPROM or serial Flash device to be present on the SPI-A pins as shown in [Figure 5-6](#). The SPI bootloader supports an 8-bit data stream and does not support a 16-bit data stream.




Figure 5-6. Overview of SPI Bootloader Operation

The SPI boot ROM loader initializes the SPI module to interface to a serial SPI EEPROM or Flash. Devices of this type include, but are not limited to, the Xicor X25320 (4Kx8) and Xicor X25256 (32Kx8) SPI serial SPI EEPROMs and the Atmel AT25F1024A serial Flash.

The SPI boot ROM loader initializes the SPI with the following settings: FIFO enabled, 8-bit character, internal SPICLK master mode and talk mode, clock phase = 1, polarity = 0, using the slowest baud rate.

If the download is to be performed from an SPI port on another device, then that device must be set up to operate in the slave mode and mimic a serial SPI EEPROM. Immediately after entering the SPI_Boot function, the pin functions for the SPI pins are set to primary and the SPI is initialized. The initialization is done at the slowest speed possible. Once the SPI is initialized and the key value read, you could specify a change in baud rate or low speed peripheral clock. [Table 5-29](#) shows the 8-bit data stream used by the SPI.

Table 5-29. SPI 8-Bit Data Stream

| Byte | Contents |
|------|--|
| 1 | LSB: AA (KeyValue for memory width = 8-bits) |
| 2 | MSB: 08h (KeyValue for memory width = 8-bits) |
| 3 | LSB: LOSPCP |
| 4 | MSB: SPIBRR |
| 5 | LSB: reserved for future use |
| 6 | MSB: reserved for future use |
| ... | ... |
| ... | Reserved |
| ... | ... |
| 17 | LSB: reserved for future use |
| 18 | MSB: reserved for future use |
| 19 | LSB: Upper half (MSW) of Entry point PC[23:16] |
| 20 | MSB: Upper half (MSW) of Entry point PC[31:24] (Note: Always 0x00) |
| 21 | LSB: Lower half (LSW) of Entry point PC[7:0] |
| 22 | MSB: Lower half (LSW) of Entry point PC[15:8] |
| ... | ... |
| ... | Data for this section. |
| ... | ... |
| ... | Blocks of data in the format size/destination address/data as shown in the generic data stream description |
| ... | ... |
| ... | Data for this section. |
| n | LSB: 00h |

Table 5-29. SPI 8-Bit Data Stream (continued)

| Byte | Contents |
|------|--|
| n+1 | MSB: 00h - indicates the end of the source |

The data transfer is done in "burst" mode from the serial SPI EEPROM. The transfer is carried out entirely in byte mode (SPI at 8 bits/character). A step-by-step description of the sequence follows:

1. The SPI-A port is initialized.
2. The GPIO pin, as defined by SPI option configured from [Table 5-39](#), is used as a chip-select for the serial SPI EEPROM or Flash.
3. The SPI-A outputs a read command for the serial SPI EEPROM or Flash.
4. The SPI-A sends the serial SPI EEPROM an address 0x0000; that is, the host requires that the EEPROM or Flash must have the downloadable packet starting at address 0x0000 in the EEPROM or Flash. The loader is compatible with both 16-bit addresses and 24-bit addresses.
5. The next word fetched must match the key value for an 8-bit data stream (0x08AA). The least significant byte of this word is the byte read first and the most significant byte is the next byte fetched. This is true of all word transfers on the SPI. If the key value does not match, then the load is aborted and the bootloader jumps to Flash.
6. The next two bytes fetched can be used to change the value of the low speed peripheral clock register (LOSPCP) and the SPI baud rate register (SPIBRR). The first byte read is the LOSPCP value and the second byte read is the SPIBRR value. The next seven words are reserved for future enhancements. The SPI bootloader reads these seven words and discards them.
7. The next two words makeup the 32-bit entry point address where execution continues after the boot load process is complete. This is typically the entry point for the program being downloaded through the SPI port.
8. Multiple blocks of code and data are then copied into memory from the external serial SPI EEPROM through the SPI port. The blocks of code are organized in the standard data stream structure presented earlier. This is done until a block size of 0x0000 is encountered. At that point in time the entry point address is returned to the calling routine that then exits the bootloader and resumes execution at the address specified.




Figure 5-7. Data Transfer from EEPROM Flow

5.7.7.2.3 I²C Boot Mode

The I²C bootloader expects an 8-bit wide I²C-compatible EEPROM device to be present at address 0x50 on the I²C-A bus as shown in [Figure 5-8](#). The EEPROM must adhere to conventional I²C EEPROM protocol, as described in this section, with a 16-bit base address architecture.




Figure 5-8. EEPROM Device at Address 0x50

If the download is to be performed from a device other than an EEPROM, then that device must be set up to operate in the slave mode and mimic the I²C EEPROM. Immediately after entering the I²C boot function, the GPIO pins are configured for I²C-A operation and the I²C is initialized. The following requirements must be met when booting from the I²C module:

- The input frequency to the device must be in the appropriate range.
- The EEPROM must be at slave address 0x50.

The bit-period prescalers (I2CCLKH and I2CCLKL) are configured by the bootloader to run the I²C at a 50 percent duty cycle at 100kHz bit rate (standard I²C mode) when the system clock is 10MHz. These registers can be modified after receiving the first few bytes from the EEPROM. This allows the communication to be increased up to a 400kHz bit rate (fast I²C mode) during the remaining data reads.

Arbitration, bus busy, and slave signals are not checked. Therefore, no other master is allowed to control the bus during this initialization phase. If the application requires another master during I²C boot mode, that master must be configured to hold off sending any I²C messages until the application software signals that the software is past the bootloader portion of initialization.

The non-acknowledgment bit is checked only during the first message sent to initialize the EEPROM base address. This is to make sure that an EEPROM is present at address 0x50 before continuing. If an EEPROM is not present, the non-acknowledgment bit is not checked during the address phase of the data read messages (I²C_Get Word). If a non-acknowledgment is received during the data read messages, the I²C bus hangs. [Table 5-30](#) shows the 8-bit data stream used by the I²C.

The I²C EEPROM protocol required by the I²C bootloader is shown in [Figure 5-10](#) and [Figure 5-11](#). The first communication, which sets the EEPROM address pointer to 0x0000 and reads the KeyValue (0x08AA), is shown in [Figure 5-10](#). All subsequent reads are shown in [Figure 5-11](#) and are read two bytes at a time.






Figure 5-9. Overview of I2C Boot Function

Table 5-30. I2C 8-Bit Data Stream

| Byte | Contents |
|------|---|
| 1 | LSB: AA (KeyValue for memory width = 8 bits) |
| 2 | MSB: 08h (KeyValue for memory width = 8 bits) |
| 3 | LSB: I2CPSC[7:0] |
| 4 | Reserved |
| 5 | LSB: I2CCLKH[7:0] |
| 6 | MSB: I2CCLKH[15:8] |
| 7 | LSB: I2CCLKL[7:0] |
| 8 | MSB: I2CCLKL[15:8] |
| ... | ... |
| ... | Data for this section. |
| ... | ... |
| 17 | LSB: Reserved for future use |
| 18 | MSB: Reserved for future use |
| 19 | LSB: Upper half of entry point PC |
| 20 | MSB: Upper half of entry point PC[22:16] (Note: Always 0x00) |
| 21 | LSB: Lower half of entry point PC[15:8] |
| 22 | MSB: Lower half of entry point PC[7:0] |
| ... | ... |
| ... | Data for this section. |
| ... | ... |
| ... | Blocks of data in the format size/destination address/data as shown in the generic data stream description. |
| ... | ... |
| ... | Data for this section. |
| n | LSB: 00h |
| n+1 | MSB: 00h - indicates the end of the source |

**Figure 5-10. Random Read****Figure 5-11. Sequential Read**

5.7.7.2.4 Parallel Boot Mode

The parallel general-purpose I/O (GPIO) boot mode asynchronously transfers code from host to C28x internal memory. Each value is 8-bits long and follows the same data flow as outlined in [Figure 5-12](#).




Figure 5-12. Overview of Parallel GPIO Bootloader Operation

The control subsystem communicates with the external host device by polling/driving the Host Control and 28x control lines. The handshake protocol shown in [Figure 5-13](#) must be used to successfully transfer each word using GPIO [D0:D7]. This protocol is very robust and allows for a slower or faster host to communicate with the master subsystem.

Two consecutive 8-bit words are read to form a single 16-bit word. The least-significant byte (LSB) is read first followed by the most-significant byte (MSB). In this case, data is read from GPIO[D0:D7].

The 8-bit data stream is shown in [Table 5-31](#).

Table 5-31. Parallel GPIO Boot 8-Bit Data Stream

| Bytes | | GPIO[D0:D7] (Byte 1 of 2) | GPIO[D0:D7] (Byte 2 of 2) | Description |
|-------|-----|------------------------------|------------------------------|---|
| 1 | 2 | AA | 08 | 0x08AA (KeyValue for memory width = 16 bits) |
| 3 | 4 | 00 | 00 | 8 reserved words (words 2 - 9) |
| ... | ... | ... | ... | ... |
| 17 | 18 | 00 | 00 | Last reserved word |
| 19 | 20 | BB | 00 | Entry point PC[22:16] |
| 21 | 22 | DD | CC | Entry point PC[15:0] (PC = 0x00BBCCDD) |
| 23 | 24 | NN | MM | Block size of the first block of data to load = 0xMMNN words |
| 25 | 26 | BB | AA | Destination address of first block Addr[31:16] |
| 27 | 28 | DD | CC | Destination address of first block Addr[15:0] (Addr = 0xAABBCCDD) |
| 29 | 30 | BB | AA | First word of the first block in the source being loaded = 0xAABB |
| ... | | | ... | ... |
| ... | | | ... | Data for this section. |
| ... | | | ... | ... |
| . | | BB | AA | Last word of the first block of the source being loaded = 0xAABB |
| . | | NN | MM | Block size of the 2nd block to load = 0xMMNN words |
| . | | BB | AA | Destination address of second block Addr[31:16] |
| . | | DD | CC | Destination address of second block Addr[15:0] |
| . | | BB | AA | First word of the second block in the source being loaded |
| ... | | | ... | ... |
| n | n+1 | BB | AA | Last word of the last block of the source being loaded (More sections if required) |
| n+2 | n+3 | 00 | 00 | Block size of 0000h - indicates end of the source program |

The device first signals the host that the device is ready to begin data transfer by pulling the 28x control pin low. The host load then initiates the data transfer by pulling the DSP control pin low. The complete protocol is shown in [Figure 5-13](#).




Figure 5-13. Parallel GPIO Bootloader Handshake Protocol

1. The device indicates the device is ready to start receiving data by pulling the 28x control pin low.
2. The bootloader waits until the host puts data on GPIO [D0:D7]. The host signals to the device that data is ready by pulling the host control pin low.
3. The device reads the data and signals the host that the read is complete by pulling the 28x control pin high.
4. The bootloader waits until the host acknowledges the device by pulling the host control pin high.
5. The device again indicates the device is ready for more data by pulling the 28x control pin low.

This process is repeated for each data value to be sent.

[Figure 5-14](#) shows an overview of the Parallel GPIO bootloader flow.




Figure 5-14. Overview of Parallel GPIO Boot Function

Figure 5-15 shows the transfer flow from the host side. The operating speed of the CPU and host are not critical in this mode as the host waits for the device and the device in turn waits for the host. In this manner, the protocol works with both a host running faster and a host running slower than the device.




Figure 5-15. Parallel GPIO Mode - Host Transfer Flow

Figure 5-16 shows the flow used to read a single word of data from the parallel port.

- **8-bit data stream**

The 8-bit routine, shown in **Figure 5-16**, discards the upper 8 bits of the first read from the port and treats the lower 8 bits masked with D7 in bit position 7 and D6 in bit position 6 as the least-significant byte (LSB) of the word to be fetched. The routine then performs a second read to fetch the most-significant byte (MSB). The routine then performs a second read to fetch the most-significant byte (MSB). The routine then combines the MSB and LSB into a single 16-bit value to be passed back to the calling routine.




Figure 5-16. 8-Bit Parallel GetWord Function

5.7.7.2.5 CAN Boot Mode

The CAN bootloader asynchronously transfers code from CAN-A to internal memory as shown in [Figure 5-17](#). The host can be any CAN node. The communication is first done with 11-bit standard identifiers (with a MSGID of 0x1) using two bytes per data frame. The host can download a kernel to reconfigure the CAN if higher data throughput is desired.




Figure 5-17. Overview of CAN-A Bootloader Operation

The bit timing registers are programmed in such a way that a 100kbps bit rate is achieved with a 20MHz external oscillator, as shown in [Table 5-32](#).

Table 5-32. Bit-Rate Value for Internal Oscillators

| OSCCLK | SYSCLK | Bit Rate |
|--------|--------|----------|
| 20MHz | 10MHz | 100kbps |

The SYSCLKOUT values shown are the reset values with the default PLL setting. The BRP and bit-time values are hard-coded to 10 and 20, respectively.

Note

The CAN boot loader uses XTAL as the bit clock source and INTOSC2 as the system clock source.

Mailbox 1 is programmed with a standard MSGID of 0x1 for bootloader communication. The CAN host transmits only two bytes at a time, LSB first and MSB next. For example, to transmit the word 0x08AA to the device, transmit AA first, followed by 08. The program flow of the CAN bootloader is identical to the SCI bootloader. The data sequence for the CAN bootloader is shown in [Table 5-33](#).

Table 5-33. CAN 8-Bit Data Stream

| Bytes | | Byte 1 of 2 | Byte 2 of 2 | Description |
|--------------|-----|--------------------|--------------------|---|
| 1 | 2 | AA | 08 | 0x08AA (KeyValue for memory width = 16 bits) |
| 3 | 4 | 00 | 00 | reserved |
| 5 | 6 | 00 | 00 | reserved |
| 7 | 8 | 00 | 00 | reserved |
| 9 | 10 | 00 | 00 | reserved |
| 11 | 12 | 00 | 00 | reserved |
| 13 | 14 | 00 | 00 | reserved |
| 15 | 16 | 00 | 00 | reserved |
| 17 | 18 | 00 | 00 | reserved |
| 19 | 20 | BB | AA | Entry point PC[22:16] |
| 21 | 22 | DD | CC | Entry point PC[15:0] (PC = 0xAABB CCDD) |
| 23 | 24 | NN | MM | Block size of the first block of data to load = 0xMMNN words |
| 25 | 26 | BB | AA | Destination address of first block Addr[31:16] |
| 27 | 28 | DD | CC | Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD) |
| 29 | 30 | BB | AA | First word of the first block in the source being loaded = 0xAABB |
| ... | | | ... | ... |
| ... | | | | Data for this section. |
| ... | | | | ... |
| . | | BB | AA | Last word of the first block of the source being loaded = 0xAABB |
| . | | NN | MM | Block size of the second block to load = 0xMMNN words |
| . | | BB | AA | Destination address of the second block Addr[31:16] |
| . | | DD | CC | Destination address of the second block Addr[15:0] |
| . | | BB | AA | First word of the second block in the source being loaded |
| . | | | | ... |
| n | n+1 | BB | AA | Last word of the last block of the source being loaded (More sections if required) |
| n+2 | n+3 | 00 | 00 | Block size of 0000h - indicates end of the source program |

5.7.7.2.6 CAN-FD Boot Mode

The CAN-FD bootloader asynchronously transfers code from CAN-FD to internal memory and follows the same bootloader execution flow as [Section 5.7.7.2.5](#). The host can be any CAN-FD node. The communication is first done with 11-bit standard identifiers (with a MSGID of 0x1) using two bytes per data frame. The CAN-FD bootloader uses a fixed 64-byte payload size and default bit rate of 1-Mbps for nominal phase and 2-Mbps for data phase. Bit data timing can be optionally reconfigured after receiving first data segment. The CAN-FD bootloader supports same debug boot mode and GPIO option-0 as CAN bootloader.

Mailbox 1 is programmed with a standard MSGID of 0x1 for bootloader communication. The CAN-FD host transmits only two bytes at a time, LSB first and MSB next. For example, to transmit the word 0x08AA to the device, transmit AA first, followed by 08. The program flow of the CAN-FD bootloader is identical to the CAN bootloader. The data sequence for the CAN-FD bootloader is shown in [Table 5-34](#).

Table 5-34. CAN-FD 8-Bit Data Stream

| Bytes | | Byte 1 of 2 | Byte 2 of 2 | Description |
|-------|-----|-------------------------|-------------------------|--|
| 1 | 2 | AA | 08 | 0x08AA (KeyValue for memory width = 16 bits) |
| 3 | 4 | XX (for example, BB) | XX (for example, AA) | 0: Ignored Nonzero: Custom nominal bit register timing [31:16] |
| 5 | 6 | XX (for example, DD) | XX (for example, CC) | 0: Ignored Nonzero: Custom nominal bit register timing [15:0] (NBTR = 0xAABBCCDD) |
| 7 | 8 | XX (for example, BB) | XX (for example, AA) | 0: Ignored Nonzero: Custom nominal bit register timing [31:16] |
| 9 | 10 | XX (for example, DD) | XX (for example, CC) | 0: Ignored Nonzero: Custom nominal bit register timing [15:0] (DBTR = 0xAABBCCDD) |
| 11 | 12 | 00 | 00 | reserved |
| 13 | 14 | 00 | 00 | reserved |
| 15 | 16 | 00 | 00 | reserved |
| 17 | 18 | 00 | 00 | reserved |
| 19 | 20 | BB | AA | Entry point PC[22:16] |
| 21 | 22 | DD | CC | Entry point PC[15:0] (PC = 0xAABBCCDD) |
| 23 | 24 | NN | MM | Block size of the first block of data to load = 0xMMNN words |
| 25 | 26 | BB | AA | Destination address of first block Addr[31:16] |
| 27 | 28 | DD | CC | Destination address of the first block Addr[15:0] (Addr = 0xAABBCCDD) |
| 29 | 30 | BB | AA | First word of the first block in the source being loaded = 0xAABB |
| ... | | | | ... |
| ... | | | | Data for this section. |
| ... | | | | ... |
| . | | BB | AA | Last word of the first block of the source being loaded = 0xAABB |
| . | | NN | MM | Block size of the second block to load = 0xMMNN words |
| . | | BB | AA | Destination address of the second block Addr[31:16] |
| . | | DD | CC | Destination address of the second block Addr[15:0] |
| . | | BB | AA | First word of the second block in the source being loaded |
| ... | | | | ... |
| n | n+1 | BB | AA | Last word of the last block of the source being loaded (More sections if required) |
| n+2 | n+3 | 00 | 00 | Block size of 0000h - indicates end of the source program |

5.7.8 GPIO Assignments

This section details the GPIOs and boot option values used for boot mode set in the BOOT_DEF memory location located at Z1-OTP-BOOTDEF-LOW/ Z2-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH/ Z2-OTP-BOOTDEF-HIGH. Refer to [Section 5.4.2](#) on how to configure BOOT_DEFx. When selecting a boot mode option, make sure to verify that the necessary pins are available in the pin mux options for the specific device package being used.

Default boot mode GPIO pins:

- Boot mode pin 0 - GPIO32
- Boot mode pin 1 - GPIO24

Guidelines on boot pin selection:

- Avoid pins that have PWM functionality.
- Can not be analog or USB pins.
- Boot mode select pins and default boot peripheral pins can be available on all packages.
- Avoid JTAG emulation pins and crystal pins.
- Boot mode select pins can be inputs.
- Pins can not have PHY bootstrap functionality.

Table 5-35. SCI Boot Options

| Option | BOOTDEF Value | SCITXDA GPIO | SCIRXDA GPIO | Package Supported |
|-------------|---------------|--------------|--------------|--------------------------------|
| 0 (default) | 0x01 | GPIO29 | GPIO28 | All |
| 1 | 0x21 | GPIO1 | GPIO0 | All |
| 2 | 0x41 | GPIO8 | GPIO9 | 48-QFN, 64-QFP, 80-QFP |
| 3 | 0x61 | GPIO7 | GPIO3 | All |
| 4 | 0x81 | GPIO16 | GPIO3 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |

Table 5-36. CAN Boot Options

| Option | BOOTDEF Value | CANTXA GPIO | CANRXA GPIO | Package Supported |
|-------------|---------------|-------------|-------------|--------------------------------|
| 0 (default) | 0x02 | GPIO7 | GPIO5 | All |
| 1 | 0x22 | GPIO32 | GPIO33 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |
| 2 | 0x42 | GPIO2 | GPIO3 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |
| 3 | 0x62 | GPIO13 | GPIO12 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |

Table 5-37. CAN-FD Boot Options

| Option | BOOTDEFx Value | CANTXA GPIO | CANRXA GPIO | Package Supported |
|--------|----------------|-------------|-------------|------------------------------------|
| 0 | 0x08 | GPIO1 | GPIO0 | All |
| 1 | 0x28 | GPIO4 | GPIO5 | 48-QFP-PHP, 48-QFN, 64-QFP, 80-QFP |
| 2 | 0x48 | GPIO13 | GPIO12 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |

Table 5-38. I2C Boot Options

| Option | BOOTDEF Value | SDAA GPIO | SCLA GPIO | Package Supported |
|--------|---------------|-----------|-----------|---------------------------------------|
| 0 | 0x07 | GPIO0 | GPIO1 | All |
| 1 | 0x27 | GPIO32 | GPIO33 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |
| 2 | 0x47 | GPIO5 | GPIO4 | 48-QFP-PHP, 48-QFN, 64-QFP, 80-QFP |

Table 5-39. SPI Boot Options

| Option | BOOTDEF Value | SPISIMOA | SPISOMIA | SPICLKA | SPISTEA | Package Supported |
|--------|---------------|----------|----------|---------|---------|-----------------------------------|
| 0 | 0x06 | GPIO7 | GPIO1 | GPIO3 | GPIO5 | All |
| 1 | 0x26 | GPIO16 | GPIO1 | GPIO3 | GPIO0 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |
| 2 | 0x46 | GPIO8 | GPIO10 | GPIO9 | GPIO11 | 64-QFP, 80-QFP |
| 3 | 0x66 | GPIO16 | GPIO13 | GPIO12 | GPIO29 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |

Table 5-40. Parallel Boot Options

| Option | BOOTDEF Value | D0-D7 GPIO | C28x (DSP) Control GPIO | Host Control GPIO | Package Supported |
|-------------|---------------|-------------|-------------------------|-------------------|-----------------------------------|
| 0 (default) | 0x00 | D0 - GPIO0 | GPIO224 | GPIO242 | All |
| | | D1 - GPIO1 | | | |
| | | D2 - GPIO3 | | | |
| | | D3 - GPIO5 | | | |
| | | D4 - GPIO7 | | | |
| | | D5 - GPIO24 | | | |
| | | D6 - GPIO28 | | | |
| | | D7 - GPIO29 | | | |
| 1 | 0x20 | D0 - GPIO0 | GPIO12 | GPIO13 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |
| | | D1 - GPIO1 | | | |
| | | D2 - GPIO2 | | | |
| | | D3 - GPIO3 | | | |
| | | D4 - GPIO5 | | | |
| | | D5 - GPIO6 | | | |
| | | D6 - GPIO7 | | | |
| | | D7 - GPIO24 | | | |
| 2 | 0x40 | D0 - GPIO0 | GPIO16 | GPIO29 | 48-QFP, 48-QFN, 64-QFP, 80-QFP |
| | | D1 - GPIO1 | | | |
| | | D2 - GPIO2 | | | |
| | | D3 - GPIO3 | | | |
| | | D4 - GPIO5 | | | |
| | | D5 - GPIO6 | | | |
| | | D6 - GPIO7 | | | |
| | | D7 - GPIO24 | | | |

5.7.9 Secure ROM Function APIs

There are a few functions that are available within Secure ROM to be called by the application to perform EXEONLY Flash/RAM tasks in a secure manner.

Note

The application can disable interrupts before calling one of the EXEONLY function APIs.

If a vector fetch request is given by the CPU (C28x) while the program counter (PC) is within the EXEONLY function API code of the Secure ROM, a reset fires (RSN if from C28x). The consequence of this is if an NMI or ITRAP or Bus Fault occurs while the PC is executing one of the EXEONLY API functions, the NMI/ITRAP/Fault cannot be serviced because a reset is fired to the subsystem.

The **secure copy code zone 1 and zone 2 functions** allow EXEONLY Flash to be copied to EXEONLY RAM in a secure manner. The source must be from EXEONLY Flash and the destination to EXEONLY RAM. There is no support to copy EXEONLY ROM or EXEONLY RAM to RAM. Both Flash and RAM must be set to EXEONLY and configured for the same zone. Additionally, the copy size must not cross over the Flash sector boundary. Any violations of these requirements results in a failure status returned. Upon successful copy of the data, the number of 16-bit words copied is returned.

Table 5-41. Secure Copy Code Function

| CPU | Function Prototype | Function Parameters | Function Return Value |
|------------|--|--|--|
| CPU (C28x) | <code>uint16_t SecureCopyCodeZ1(uint32_t size, uint16_t *dst, uint16_t *src)</code> <code>uint16_t SecureCopyCodeZ2(uint32_t size, uint16_t *dst, uint16_t *src)</code> | <p><code>size</code> : The number of 16-bit words to copy</p> <p><code>dst</code> : The destination memory address in EXEONLY RAM</p> <p><code>src</code> : The source memory address in EXEONLY Flash</p> | <p>0XXXX : Returns the number of 16-bit words copied.</p> <p>0x0000 : Indicates one of the following: Copy length is zero; Copy size crosses over Flash sector boundary; Flash and RAM do not belong to the same zone; Flash and RAM are not set to EXEONLY; Error occurred during data copy</p> |

The **secure CRC calculation zone 1 and zone 2 functions** allow a safety CRC check of EXEONLY memory in a secure manner. The CRC length provided must be a value from 1 to 8 where 1 represents a CRC size of 32 16-bit words and 8 represents a CRC size of 4096 16-bit words. The source address specifies the starting address for the CRC and the destination address is the location that the resulting CRC value is stored. The source and destination memories must be configured for the same zone. Additionally, the CRC length must not cross over the Flash sector or RAM block boundary. Any violations of these requirements results in a failure status returned. Upon successful CRC, the number of 16-bit words CRCed is returned.

Table 5-42. Secure CRC Calculation Function

| CPU | Function Prototype | Function Parameters | Function Return Value |
|------------|--|---|--|
| CPU (C28x) | <code>uint16_t SecureCRCCalcZ1(uint16_t len_id, uint16_t *dst, uint16_t *src)</code> <code>uint16_t SecureCRCCalcZ2(uint16_t size, uint16_t *dst, uint16_t *src)</code> | <p><code>len_id</code> : A number from 1 to 8 that corresponds to length options of 32, 64, 128, 256, 512, 1024, 2048, or 4096 16-bit words</p> <p><code>dst</code> : The destination memory address for resulting CRC</p> <p><code>src</code> : The source memory address to begin CRC calculation</p> | <p>0XXXX : Returns the number of 16-bit words CRCed</p> <p>0x0000 : Indicates one of the following: Invalid length option; Source address is not modulo of length value; Destination address is not within secure RAM; CRC size crosses over Flash sector or RAM block boundary; The source and destination memory do not belong to the same zone.</p> |

The **CMAC calculate and compare function** allows to calculate CMAC signature of a Flash memory block and compare against a golden signature. This is used in the secure boot mode to authenticate the boot image.

Table 5-43. CMAC Calculation Function

| CPU | Function Prototype | Function Parameters | Function Return Value |
|------------|---|---|--|
| CPU (C28x) | <code>uint32_t CPU1BROM_calculateCMAC(uint32_t startAddress, uint32_t endAddress, uint32_t signatureAddress)</code> | <p>startAddress: Starting address of memory for which CMAC has to be calculated</p> <p>endAddress: Ending address of memory for which CMAC has to be calculated</p> <p>signatureAddress: Address of location where golden CMAC signature is stored</p> | <p>0xFFFF FFFFU: Calculated CMAC signature did not match golden signature (fail)</p> <p>0xA5A5 A5A5U: Memory range provided is not aligned to 128-bit boundary or length is zero</p> <p>0xE1E1 E1E1U: AES Engine timed out</p> <p>0x0000 0000U: No Error</p> |

5.7.10 Clock Initializations

During boot-up, the boot ROM initializes the device clocking, depending upon the reset source, to assist in faster boot time response. Clock configurations are performed by the boot ROM code only for POR and XRS reset types. For all other resets, the boot ROM starts executing with the clocks that were already set up before reset.

Note

CPU performs clock configurations during boot up. If the PLL is used during the boot process, the PLL is bypassed by the boot ROM code before branching to the user application.

Table 5-44. CPU Boot Clock Sources

| Source | Frequency | Description |
|---------|-----------------|---|
| INTOSC2 | 10MHz | Default clock source |
| INTOSC1 | 10MHz | Set as clock source if missing clock is detected at power up or right after device reset |
| SYSPLL | 115MHz, 57.5MHz | Enabled optionally as part of main boot flow or as part of MPOST POR memory test boot flow. PLL is bypassed and disabled after memory test has completed. See more details regarding enabling MPOST POR memory test in Section 5.7.11.2 . |

Table 5-45. CPU Clock State After Boot

| Reset Source | Clock State |
|------------------|---|
| POR/XRS | 1. Using INTOSC2 2. System clock divider set to /1 |
| All other Resets | Maintain clocks setup before device reset. |

5.7.11 Boot Status Information

Boot ROM keeps a record of the various actions and events that occur during boot ROM execution. The reason for this is because NMI and other exceptions are enabled by default in the device and must be handled accordingly. Boot ROM stores the boot status information in a RAM location so that the user application can read this boot status and take the necessary actions per application's needs to handle these events.

5.7.11.1 Booting Status

Boot ROM health and booting status is written to a 32-bit address in M0RAM. This status is cleared on a POR or XRS reset. The previous status is retained on any other reset. For example, you should clear the status before performing a debugger device reset in order to view the latest boot ROM actions reflected in the status.

Table 5-46. Boot Status Address

| Description | Address |
|-----------------|-------------|
| Boot ROM Status | 0x0000 0002 |

Table 5-47. Boot Status Bit Fields

| Value | Description |
|-------------|---|
| 0x4000 0000 | Flash 2T Not Ready |
| 0x2000 0000 | TRIM Load Error |
| 0x1000 0000 | RAM Init Error |
| 0x0800 0000 | Flash Verification Error |
| 0x0400 0000 | DCSM initialization LP Error |
| 0x0200 0000 | DCSM Initialization Invalid LP |
| 0x0100 0000 | SYSPLL enabled successfully |
| 0x0040 0000 | Missing clock NMI occurred |
| 0x0010 0000 | Memory Uncorrectable Error NMI occurred |
| 0x0008 0000 | RL NMI occurred |
| 0x0004 0000 | ERAD NMI occurred |
| 0x0002 0000 | Boot ROM detected a PIE mismatch |
| 0x0001 0000 | Boot ROM detected an ITRAP |
| 0x0000 8000 | Boot ROM has completed running |
| 0x0000 4000 | Watchdog self test fail |
| 0x0000 2000 | Boot ROM handled POR |
| 0x0000 1000 | Boot ROM handled XRS |
| 0x0000 0800 | Boot ROM handled all the resets |
| 0x0000 0400 | POR memory test has completed |
| 0x0000 0200 | DCSM initialization has completed |
| 0x0000 0100 | RAM Initialization Complete |
| 0x0000 000B | Wait boot has started |
| 0x0000 000A | CAN-FD boot has started |
| 0x0000 0009 | CAN boot has started |
| 0x0000 0008 | I2C boot has started |
| 0x0000 0007 | SPI boot has started |
| 0x0000 0006 | SCI boot has started |
| 0x0000 0005 | RAM boot has started |
| 0x0000 0004 | Parallel boot has started |
| 0x0000 0003 | Secure Flash boot has started |
| 0x0000 0002 | Flash boot has started |
| 0x0000 0001 | Boot ROM has started running |

5.7.11.2 Boot Mode and MPOST (Memory Power On Self-Test) Status

Once the boot mode is decoded during the boot flow, the boot mode value is written to RAM. Additionally when running the MPOST POR memory test, the test result is written to RAM.

For more information, see the [C2000™ Memory Power-On Self-Test \(M-POST\) Application Report](#).

Table 5-48. Boot Mode and MPOST Status Addresses

| Description | Address |
|------------------------------|-------------|
| Boot Mode | 0x0000 0004 |
| MPOST POR Memory Test Result | 0x0000 0006 |

5.7.12 ROM Version

The ROM revision and release date information is stored at the ROM locations specified in [Table 5-49](#). Reading a revision number value of “0x100” represents version “1.0”, “0x101” represents version “1.1”, and so on. Reading a revision date value of “0x0119” represents “01/19” or “January 2019”.

Table 5-49. Boot ROM Version Information

| Contents | Address |
|-----------------|-------------|
| Revision Number | 0x003F 8002 |
| Revision Date | 0x003F 8003 |
| Build Number | 0x003F 8004 |

5.8 Application Notes for Using the Bootloaders

5.8.1 Bootloader Data Stream Structure

This section details the data transfer protocols or stream structures that allow boot data transfer between boot ROM and host device. This data transfer protocol is compatible to the respective bootloaders on C2000 devices.

[Table 5-50](#) and [Example 5-2](#) show the structure of the data stream incoming to the bootloader. The basic structure is the same for all the bootloaders and is based on the C54x source data stream generated by the C54x hex utility. The C28x hex utility (hex2000.exe) has been updated to support this structure. The hex2000.exe utility is included with the C2000 code generation tools. All values in the data stream structure are in hex. Refer to [Section 5.8.2](#) for more details on using the C28x hex utility to convert a project to this format.

The first 16-bit word in the data stream is known as the key value. The key value is used to indicate to the bootloader the width of the incoming stream: 8 or 16 bits. Note that not all bootloaders accept both 8- and 16-bit streams. Refer to the detailed information on each loader for the valid data stream width. For an 8-bit data stream, the key value is 0x08AA; for a 16-bit data stream, the key value is 0x10AA. If a bootloader receives an invalid key value, then the load is aborted.

The next eight words are used to initialize register values or otherwise enhance the bootloader by passing values to the bootloader. If a bootloader does not use these values then the values are reserved for future use and the bootloader simply reads the value and then discards the value. Currently only the SPI and I2C and parallel bootloaders use these words to initialize registers.

The tenth and eleventh words comprise the 22-bit entry point address. This address is used to initialize the PC after the boot load is complete. This address is most likely the entry point of the program downloaded by the bootloader.

The twelfth word in the data stream is the size of the first data block to be transferred. The size of the block is defined as 8-bit data stream format. For example, to transfer a block of 20 8-bit data values from an 8-bit data stream, the block size is 0x000A to indicate 10 16-bit words.

The next two words indicate to the loader the destination address of the block of data. Following the size and address is the 16-bit words that makeup that block of data.

This pattern of block size/destination address repeats for each block of data to be transferred. Once all the blocks have been transferred, a block size of 0x0000 signals to the loader that the transfer is complete. At this point, the loader returns the entry point address to the calling routine, which cleans up and exits. Execution then continues at the entry point address as determined by the input data stream contents.

Table 5-50. LSB/MSB Loading Sequence in 8-Bit Data Stream

| | | Contents | |
|------|-----|--|--|
| Byte | | LSB (First Byte of 2) | MSB (Second Byte of 2) |
| 1 | 2 | LSB: AA (KeyValue for memory width = 8 bits) | MSB: 08h (KeyValue for memory width = 8 bits) |
| 3 | 4 | LSB: Register initialization value or reserved | MSB: Register initialization value or reserved |
| 5 | 6 | LSB: Register initialization value or reserved | MSB: Register initialization value or reserved |
| 7 | 8 | LSB: Register initialization value or reserved | MSB: Register initialization value or reserved |
| ... | ... | ... | ... |
| ... | ... | ... | ... |
| 17 | 18 | LSB: Register initialization value or reserved | MSB: Register initialization value or reserved |
| 19 | 20 | LSB: Upper half of Entry point PC[23:16] | MSB: Upper half of entry point PC[31:24] (Always 0x00) |
| 21 | 22 | LSB: Lower half of Entry point PC[7:0] | MSB: Lower half of Entry point PC[15:8] |
| 23 | 24 | LSB: Block size in words of the first block to load. If the block size is 0, this indicates the end of the source program. Otherwise another block follows. For example, a block size of 0x000A indicates 10 words or 20 bytes in the block. | MSB: block size |
| 25 | 26 | LSB: MSW destination address, first block Addr[23:16] | MSB: MSW destination address, first block Addr[31:24] |
| 27 | 28 | LSB: LSW destination address, first block Addr[7:0] | MSB: LSW destination address, first block Addr[15:8] |
| 29 | 30 | LSB: First word of the first block being loaded | MSB: First word of the first block being loaded |
| ... | ... | ... | ... |
| ... | ... | ... | ... |
| . | . | LSB: Last word of the first block to load | MSB: Last word of the first block to load |
| . | . | LSB: Block size of the second block | MSB: Block size of the second block |
| . | . | LSB: MSW destination address, second block Addr[23:16] | MSB: MSW destination address, second block Addr[31:24] |
| . | . | LSB: LSW destination address, second block Addr[7:0] | MSB: LSW destination address, second block Addr[15:8] |
| . | . | LSB: First word of the second block being loaded | MSB: First word of the second block being loaded |
| ... | ... | ... | ... |
| ... | ... | ... | ... |
| . | . | LSB: Last word of the second block | MSB: Last word of the second block |
| . | . | LSB: Block size of the last block | MSB: Block size of the last block |
| . | . | LSB: MSW of destination address of last block Addr[23:16] | MSB: MSW destination address, last block Addr[31:24] |
| . | . | LSB: LSW destination address, last block Addr[7:0] | MSB: LSW destination address, last block Addr[15:8] |
| . | . | LSB: First word of the last block being loaded | MSB: First word of the last block being loaded |
| ... | ... | ... | ... |
| ... | ... | ... | ... |
| . | . | LSB: Last word of the last block | MSB: Last word of the last block |
| n | n+1 | LSB: 00h | MSB: 00h - indicates the end of the source |

Example 5-2. Data Stream Structure 8-bit

```

AA 08      ; 0x08AA 8bit key value
00 00 00 00 ; 8 reserved words
00 00 00 00
00 00 00 00
00 00 00 00
3F 00 00 80 ; 0x003F8000 EntryAddr, starting point after boot load completes
05 00      ; 0x0005 First block consists of 5 16-bit words
3F 00 10 90 ; 0x003F9010 First block is loaded starting at 0x3F9010
01 00      ; Data loaded = 0x0001 0x0002 0x0003 0x0004 0x0005
02 00
03 00
04 00
05 00
02 00      ; 0x0002 - 2nd block consists of 2 16-bit words
3F 00 00 80 ; 0x003F8000 2nd block is loaded starting at 0x3F8000
00 77      ; Data loaded = 0x7700 0x7625
25 76
00 00      ; 0x0000 Size of 0 indicates end of data stream
After load has completed, the following memory values are initialized as follows:
Location   Value
0x3F9010 0x0001
0x3F9011 0x0002
0x3F9012 0x0003
0x3F9013 0x0004
0x3F9014 0x0005
0x3F8000 0x7700
0x3F8001 0x7625
PC Begins execution at 0x3F8000

```

5.8.2 The C2000 Hex Utility

To use the features of the bootloader, you must generate a data stream and boot table as described in [Section 5.8.1](#). The hex conversion utility tool, included with the C28x code generation tools, can generate the required data stream including the required boot table. This section describes the hex2000 utility. An example of a file conversion performed by hex2000 is described in [Example 5-3](#).

The hex utility supports creation of the boot table required for the SCI, SPI, I2C, CAN, and parallel I/O loaders. That is, the hex utility adds the required information to the file such as the key value, reserved bits, entry point, address, block start address, block length and terminating value. The contents of the boot table vary slightly depending on the boot mode and the options selected when running the hex conversion utility. The actual file format required by the host (ASCII, binary, hex, and so on) differs from one specific application to another and some additional conversion can be required.

To build the boot table, follow these steps:

1. **Assemble or compile the code.** This creates the object files that are then used by the linker to create a single output file.
2. **Link the file.** The linker combines all of the object files into a single output file in common object file format (ELF). The specified linker command file is used by the linker to allocate the code sections to different memory blocks. Each block of the boot table data corresponds to an initialized section in the ELF file. Uninitialized sections are not converted by the hex conversion utility. The following options can be useful:
 - The linker `-m` option can be used to generate a map file. This map file shows all of the sections that were created, the location in memory, and the length. Check this file to make sure that the initialized sections are where you expect them.
 - The linker `-w` option configures the linker to show, if the linker assigned a section to a memory region automatically. For example, if you have a section in your code called `.TI.ramfunc`.
3. **Run the hex conversion utility.** Choose the appropriate options for the desired boot mode and run the hex conversion utility to convert the ELF file produced by the linker to a boot table.

See the [TMS320C28x Assembly Language Tools User's Guide](#) and the [TMS320C28x Optimizing C/C++ Compiler User's Guide](#) for more information on the compiling and linking process.

Table 5-51 summarizes the hex conversion utility options available for the bootloader. See the [TMS320C28x Assembly Language Tools User's Guide](#) for a detailed description of the hex2000 operations used to generate a boot table. Updates are made to support the I2C boot. See the Codegen release notes for the latest information.

Table 5-51. Boot Loader Options

| Option | Description |
|----------------|--|
| -boot | Convert all sections into bootable form (use instead of a SECTIONS directive) |
| -sci8 | Specify the source of the bootloader table as the SCI-A port, 8-bit mode |
| -spi8 | Specify the source of the bootloader table as the SPI-A port, 8-bit mode |
| -gpio8 | Specify the source of the bootloader table as the GPIO port, 8-bit mode |
| -bootorg value | Specify the source address of the bootloader table |
| -lospcp value | Specify the initial value for the LOSPCP register. This value is used only for the spi8 boot table format and ignored for all other formats. If the value is greater than 0x7F, the value is truncated to 0x7F. |
| -spibrr value | Specify the initial value for the SPIBRR register. This value is used only for the spi8 boot table format and ignored for all other formats. If the value is greater than 0x7F, the value is truncated to 0x7F. |
| -e value | Specify the entry point at which to begin execution after boot loading. The value can be an address or a global symbol. This value is optional. The entry point can be defined at compile time using the linker -e option to assign the entry point to a global symbol. The entry point for a C program is normally _c_int00 unless defined otherwise by the -e linker option. |
| -i2c8 | Specify the source of the bootloader table as the I2C-A port, 8-bit |
| -i2cpsc value | Specify the value for the I2CPSC register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM. This value is truncated to the least-significant eight bits and can be set to maintain an I2C module clock of 7 to 12MHz. |
| -i2cclkh value | Specify the value for the I2CCLKH register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM. |
| -i2ccclk value | Specify the value for the I2CCLKL register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM. |

Example 5-3. HEX2000.exe Command Syntax

```
C: HEX2000 GPIO34TOG.OUT -boot -gpio8 -a
Where:
- boot Convert all sections into bootable form.
- gpio8 Use the GPIO in 8-bit mode data format. The eCAN
  uses the same data format as the GPIO in 8bit mode.
- a   Select ASCII-Hex as the output format.
```

Chapter 6
Dual Code Security Module (DCSM)



This chapter explains the dual code security module.

| | |
|--|------------|
| 6.1 Introduction..... | 446 |
| 6.2 Functional Description..... | 446 |
| 6.3 Flash and OTP Erase/Program..... | 453 |
| 6.4 Secure Copy Code..... | 453 |
| 6.5 SecureCRC..... | 454 |
| 6.6 CSM Impact on Other On-Chip Resources..... | 455 |
| 6.7 Incorporating Code Security in User Applications..... | 457 |
| 6.8 Software..... | 462 |
| 6.9 DCSM Registers..... | 462 |

6.1 Introduction

The dual code security module (DCSM) is a security feature incorporated in this device. The DCSM prevents access and visibility to on-chip secure memories (and other secure resources) by unauthorized persons. The DCSM also prevents duplication and reverse-engineering of proprietary code. The term “secure” means that access to on-chip secure memories and resources is blocked. The term “unsecure” means that access is allowed; that is, the contents of the memory can be read by any means (for example, through a debugging tool such as Code Composer Studio™ IDE).

The CSM has dual-zone security: Zone1 (Z1) and Zone2 (Z2).

6.1.1 DCSM Related Collateral

Getting Started Materials

- [C2000 DCSM Security Tool Application Report](#)
- [C2000 Unique Device Number Application Report](#)
- [Enhancing Device Security by Using JTAGLOCK Feature Application Report](#)
- [Secure BOOT On C2000 Device Application Report](#)

6.2 Functional Description

The security module restricts the CPU access to on-chip secure memory and resources without interrupting or stalling CPU execution. When a read occurs to a secure memory location, the read returns a zero value and CPU execution continues with the next instruction. This, in effect, blocks read and write access to secure memories through the JTAG port.

The code security mechanism offers protection for two zones, Zone1 (Z1) and Zone2 (Z2). The security mechanism for both the zones is identical. Each zone has a dedicated secure resource and allocated secure resource. The following are different secure resources available on this device:

- **OTP:** Each zone has a dedicated secure OTP (USER OTP). This contains the security configurations for the individual zone. If a zone is secure, the USER OTP content (including CSM passwords) can be read (execution not allowed) only if the zone is unlocked using the password match flow (PMF).
- **RAM:** All LSx RAMs can be secure RAM on this device. These RAMs can be allocated to either zone by configuring the respective GRABRAM locations in the USER OTP.
- **Flash Sectors:** Flash sectors of each CPU subsystems can be made secure on this device. Each Flash sector can be allocated to either zone by configuring the respective GRABSECT locations in the bank's USER OTP.
- **Secure ROM:** This device also has secure ROM on each CPU subsystem which is EXEONLY-protected. These ROM contains specific function for the user, provided by TI.

[Table 6-1](#) shows the status of a RAM block/Flash sector based on the configuration in the GRABRAM/GRABSECT register.

The security of each zone is enabled by a 128-bit (four 32-bit words) password (CSM password). The password for each zone is stored in USER OTP. A zone can be unsecured by executing the password match flow (PMF), described in [Section 6.7.4](#).

There are three types of accesses:

- **Data/program reads:** Data reads to secure memory are always blocked unless the program is executing from a memory that belongs to the same zone. Data reads to unsecure memory are always allowed. [Table 6-2](#) shows the levels of security.
- **JTAG access:** JTAG accesses are always blocked when a memory is secure.
- **Instruction fetches (calls, jumps, code executions, ISRs):** Instruction fetches are never blocked.

CAUTION

Never program any other values in these fields. Failing any of these conditions for a RAM block/Flash sector makes that RAM block/Flash sector inaccessible.

Table 6-1. RAM/Flash Status

| Zone 1 GRABRAMx/GRABSECTx Bits | Zone 2 GRABRAMx/GRABSECT Bits | Ownership and Accessibility |
|-----------------------------------|----------------------------------|--|
| 01 | 10 | RAM block/Flash Sector belongs to Zone1 |
| 01 | 11 ⁽²⁾ | RAM block/Flash Sector belongs to Zone1 |
| 10 | 01 | RAM block/Flash Sector belongs to Zone2 |
| 11 ⁽¹⁾ | 01 | RAM block/Flash Sector belongs to Zone2 |
| 10 | 10 | RAM block/Flash Sector is unsecure |
| 11 | 11 | RAM block/Flash Sector inaccessible if either of the zones is secure (CSM passwords are programmed). User must never leave these values default (11), if CSM passwords are programmed for even one zone. |

- (1) Zone1 must be unsecure. Assumption in this case is that user is not using Zone1 so none of the fields, including passwords, in Zone1 USER OTP are programmed by user; hence, Zone1 is always unsecure.
- (2) Zone2 must be unsecure. Assumption in this case is that user is not using Zone2 so none of the fields, including passwords, in Zone2 USER OTP are programmed by user; hence, Zone2 is always unsecure.

Table 6-2. Security Levels

| PMF Executed With Correct Password? | Operating Mode of the Zone | Program Fetch Location | Security Description |
|-------------------------------------|----------------------------|------------------------|---|
| No | Secure | Outside secure memory | Only instruction fetches by the CPU are allowed to secure memory. In other words, code can still be executed, but not read. |
| No | Secure | Inside secure memory | CPU has full access (except for EXEONLY memories where read is not allowed). JTAG port cannot read the secured memory contents. |
| Yes | Unsecure | Anywhere | Full access for CPU and JTAG port to secure memory of that zone. |

6.2.1 CSM Passwords

Unlike earlier C2000™ devices, on this device ALL_1 value (0x FFFF FFFF, 0x FFFF FFFF, 0x FFFF FFFF, 0x FFFF FFFF, 0x FFFF FFFF) for CSM password for a zone does not unsecure the zone. Instead, if for any zone the CSM password values get loaded as ALL_1 from USER OTP, the device is in BLOCKED state. Due to this reason, TI programs a few bits in the second 32-bit password value (ZxOTP_CSMPSWD1) in every zone select block of each zone with value 0. The default value for this password location is chosen in a manner that the respective ECC value remains ALL_1. Due to this, the CSMPSWD1 value programmed by TI for every zone select block is different. See [Table 6-3](#) for ZxOTP_CSMPSWD1 value, programmed by TI on every device. Since ECC is not programmed, the user is able to change this value by flipping the bits that are 1 to 0 but leaving the bits that are already programmed by TI as 0. BOOTROM code writes the default password value into the KEYx register to unlock the device as part of device initialization sequence.

If the password locations of a zone have all 128 bits as zeros (ALL_0), that zone becomes permanently secure (LOCKED state), regardless of the contents of the CSMKEYx registers, which means the zone cannot be unlocked using PMF, see the password match flow described in [Section 6.7.2](#). Therefore, the user can never use ALL_0 as password. A password of ALL_0 prevents debug of secure code or reprogramming the Flash sectors. CSMKEYx registers are user-accessible registers that are used to unsecure the zones.

Table 6-3. Default Value of ZxOTP (Programmed by TI)

| Zone Select Block | Zone1 USER OTP | | Zone2 USER OTP | |
|-----------------------|--------------------------|--------------|------------------------|-------------|
| | Address | Value | Address | Value |
| JLM_ENABLE (JTAGLOCK) | 0x0007 8006 | 0xFFFFF 000F | NA | NA |
| PSWDLOCK | 0x0007 8010 | 0xFB7F FFFF | 0x0007 8210 | 0x1F7F FFFF |
| CRCLOCK | 0x0007 8012 | 0x7FFF FFFF | 0x0007 8212 | 0x3FFF FFFF |
| JTAGPSWDH0 | 0x0007 8014 | 0x4BFF FFFF | NA | NA |
| JTAGPSWDH1 | 0x0007 8016 | 0x3FFF FFFF | NA | NA |
| Zone_Select_Block0 | 0x0007 8022 (CSMPSWD1) | 0x4D7F FFFF | 0x0007 8222 (CSMPSWD1) | 0x1F7F FFFF |
| Zone_Select_Block0 | 0x0007 803E (JTAGPSWDL1) | 0x2BFF FFFF | NA | NA |
| Zone_Select_Block1 | 0x0007 8042 (CSMPSWD1) | 0x5F7F FFFF | 0x0007 8242 (CSMPSWD1) | 0xE57F FFFF |
| Zone_Select_Block1 | 0x0007 805E (JTAGPSWDL1) | 0x27FF FFFF | NA | NA |
| Zone_Select_Block2 | 0x0007 8062 (CSMPSWD1) | 0x1DFF FFFF | 0x0007 8262 (CSMPSWD1) | 0x4FFF FFFF |
| Zone_Select_Block2 | 0x0007 807E (JTAGPSWDL1) | 0x7B7F FFFF | NA | NA |
| Zone_Select_Block3 | 0x0007 8082 (CSMPSWD1) | 0xAF7F FFFF | 0x0007 8282 (CSMPSWD1) | 0xE37F FFFF |
| Zone_Select_Block3 | 0x0007 809E (JTAGPSWDL1) | 0xC9FF FFFF | NA | NA |
| Zone_Select_Block4 | 0x0007 80A2 (CSMPSWD1) | 0x1BFF FFFF | 0x0007 82A2 (CSMPSWD1) | 0x57FF FFFF |
| Zone_Select_Block4 | 0x0007 80BE (JTAGPSWDL1) | 0x7D7F FFFF | NA | NA |
| Zone_Select_Block5 | 0x0007 80C2 (CSMPSWD1) | 0x17FF FFFF | 0x0007 82C2 (CSMPSWD1) | 0x5BFF FFFF |
| Zone_Select_Block5 | 0x0007 80DE (JTAGPSWDL1) | 0x6F7F FFFF | NA | NA |
| Zone_Select_Block6 | 0x0007 80E2 (CSMPSWD1) | 0xBD7F FFFF | 0x0007 82E2 (CSMPSWD1) | 0xF17F FFFF |
| Zone_Select_Block6 | 0x0007 80FE (JTAGPSWDL1) | 0x33FF FFFF | NA | NA |
| Zone_Select_Block7 | 0x0007 8102 (CSMPSWD1) | 0x9F7F FFFF | 0x0007 8302 (CSMPSWD1) | 0x3B7F FFFF |
| Zone_Select_Block7 | 0x0007 811E (JTAGPSWDL1) | 0x0FFF FFFF | NA | NA |
| Zone_Select_Block8 | 0x0007 8122 (CSMPSWD1) | 0x2BFF FFFF | 0x0007 8322 (CSMPSWD1) | 0x8FFF FFFF |
| Zone_Select_Block8 | 0x0007 813E (JTAGPSWDL1) | 0xBB7F FFFF | NA | NA |
| Zone_Select_Block9 | 0x0007 8142 (CSMPSWD1) | 0x27FF FFFF | 0x0007 8342 (CSMPSWD1) | 0x6BFF FFFF |
| Zone_Select_Block9 | 0x0007 815E (JTAGPSWDL1) | 0x5F7F FFFF | NA | NA |
| Zone_Select_Block10 | 0x0007 8162 (CSMPSWD1) | 0x7B7F FFFF | 0x0007 8362 (CSMPSWD1) | 0x377F FFFF |
| Zone_Select_Block10 | 0x0007 817E (JTAGPSWDL1) | 0x1DFF FFFF | NA | NA |
| Zone_Select_Block11 | 0x0007 8182 (CSMPSWD1) | 0xC9FF FFFF | 0x0007 8382 (CSMPSWD1) | 0x9BFF FFFF |
| Zone_Select_Block11 | 0x0007 819E (JTAGPSWDL1) | 0xAF7F FFFF | NA | NA |
| Zone_Select_Block12 | 0x0007 81A2 (CSMPSWD1) | 0x7D7F FFFF | 0x0007 83A2 (CSMPSWD1) | 0x2F7F FFFF |
| Zone_Select_Block12 | 0x0007 81BE (JTAGPSWDL1) | 0x1BFF FFFF | NA | NA |
| Zone_Select_Block13 | 0x0007 81C2 (CSMPSWD1) | 0x6F7F FFFF | 0x0007 83C2 (CSMPSWD1) | 0xCB7F FFFF |
| Zone_Select_Block13 | 0x0007 81DE (JTAGPSWDL1) | 0x17FF FFFF | NA | NA |
| Zone_Select_Block14 | 0x0007 81E2 (CSMPSWD1) | 0x33FF FFFF | 0x0007 83E2 (CSMPSWD1) | 0x97FF FFFF |
| Zone_Select_Block14 | 0x0007 81FE (JTAGPSWDL1) | 0xBD7F FFFF | | |

6.2.2 Emulation Code Security Logic (ECSL)

In addition to the CSM, the emulation code security logic (ECSL) has been implemented using a 64-bit password (part of existing CSM password) for each zone to prevent unauthorized users from stepping through secure code. A halt in secure code while the emulator is connected trips the ECSL and break the emulation connection. To allow emulation of secure code, while maintaining the CSM protection against secure memory reads, you must write the correct 64-bit password into the CSMKEY (0/1) registers, which matches the password value stored in the USER OTP of that zone. This disables the ECSL for the specific zone.

When initially debugging a device with the password locations in OTP programmed (secured), the emulator takes some time to take control of the CPU. During this time, the CPU starts running and can execute an instruction that performs an access to a protected ECSL area and if the CPU is halted when the program counter (PC) is pointing to a secure location, the ECSL trips and causes the emulator connection to be broken.

One answer to this problem is to use the Wait Boot Mode boot option. In this mode, the CPU is in a loop and does not jump to the user application code. Using this BOOTMODE, you can connect to CCS and debug the code.

6.2.3 CPU Secure Logic

The CPU Secure Logic (CPUSL) on this device prevents a hacker from reading the CPU registers in a watch window while code is running in a secure zone. All accesses to CPU registers when the PC points to a secure location are blocked by this logic. The only exception to this is read access to the PC. It is highly recommended not to write into the CPU register in this case, because proper code execution can get affected. If the CSM is unlocked using the CSM password match flow, the CPUSL logic also gets disabled.

6.2.4 Execute-Only Protection

To achieve a higher level of security on secure Flash sectors and RAM blocks that store critical user code (instruction opcodes), the Execute-Only protection feature is provided. When the Execute-Only protection is turned on for any secure Flash sector or RAM block, data reads to that Flash sector or RAM block are disallowed from any code (even from secure code). Execute-only protection for a Flash sector and RAM block can be turned on by configuring the bit field associated for that particular sector/RAM block in the zone's (which has ownership of that sector/RAM block) EXEONLYSECT and EXEONLYRAM register, respectively.

6.2.5 Password Lock

The password locations in USER OTP for each zone can be locked by programming the zone's PSWDLOCK field with any value other than 1111 (0xF) at the PSWDLOCK location in OTP. Until the passwords of a zone are locked, password locations are not secure and can be read from the debugger as well as code running from non-secure memory. This feature can be used by the user to avoid accidental locking of the zone while programming the Flash sectors during the software development phase. On a new device, the value for password lock fields for all zones at the PSWDLOCK location in OTP is 1111, which means the password for all zones is unlocked.

Note

Password unlock only makes password locations non-secure. All other secure memories remains secure as per security settings. Since password locations are non-secure, anyone can read the password and make the zone unsecure by running through PMF, the user must program the PSWDLOCK locations to lock the password before sending the device in the field.

6.2.6 JTAGLOCK

To disable the JTAG access on a device to avoid any debug access, use the JTAGLOCK feature on this device. Follow a two step process to enable the JTAGLOCK feature (both steps can be performed at the same time):

1. Program the JTAG passwords. This device has a 128-bit JTAG password that needs to be programmed in Z1 USER OTP. JTAG passwords are split into two parts, JTAGPSWDH and JTAGPSWDL. JTAGPSWDH is part of Z1 USER OTP header and JTAGPSWDL is part of Z1 Zone Select Block (ZSB). What this means is program JTAGPSWDH once and change the JTAGPSWDL multiple times, if needed. The Code Composer Studio™ IDE has an integrated tool that you use to unlock the JTAGLOCK on the device.
2. After programming the JTAG passwords, enable the JTAGLOCK module (JLM) by programming bit [3:0] of Z1OTP_JLM_ENABLE with any value other than 0xF. It is recommended to program all four bits with a value 0x0.

6.2.7 Link Pointer and Zone Select

For each of the two security zones, a dedicated OTP block exists that holds the configuration related to zone's security. The following are user programmable configurations:

- ZxOTP_LINKPOINTER1
- ZxOTP_LINKPOINTER2
- ZxOTP_LINKPOINTER3
- Z1OTP_JLM_ENABLE
- ZxOTP_GPREG1
- ZxOTP_GPREG2
- ZxOTP_GPREG3
- ZxOTP_GPREG4
- ZxOTP_PSWDLOCK
- ZxOTP_CRCLOCK
- Z1OTP_JTAGPSWDH
- Z1OTP_CMACKEY
- ZxOTP_CSMPSWD0
- ZxOTP_CSMPSWD1
- ZxOTP_CSMPSWD2
- ZxOTP_CSMPSWD3
- ZxOTP_GRABSECT1
- ZxOTP_GRABSECT2
- ZxOTP_GRABSECT3
- ZxOTP_GRABRAM1
- ZxOTP_EXEONLYSECT1
- ZxOTP_EXEONLYSECT2
- ZxOTP_EXEONLYRAM1
- Z1OTP_JTAGPSWDL

Since OTP cannot be erased, the following configurations are placed in zone select blocks of each zone's OTP Flash of both the banks:

- ZxOTP_CSMPSWD0
- ZxOTP_CSMPSWD1
- ZxOTP_CSMPSWD2
- ZxOTP_CSMPSWD3
- ZxOTP_GRABSECT1
- ZxOTP_GRABSECT2
- ZxOTP_GRABSECT3
- ZxOTP_GRABRAM1
- ZxOTP_EXEONLYSECT1
- ZxOTP_EXEONLYSECT2
- ZxOTP_EXEONLYRAM1
- Z1OTP_JTAGPSWDL

The location of the valid zone select block in OTP is decided based on the value of three 14-bit link pointers (Zx-LINKPOINTERx) programmed in the OTP of each zone. All OTP locations except link pointers and Z1OTP_JLM_ENABLE locations are protected with ECC. Since the link pointer locations are not protected with ECC, three link pointers are provided that need to be programmed with the same value. The final value of the link pointer is resolved in hardware, when a dummy read is done to all the link pointers, by comparing all the three values (bit-wise voting logic). Since in OTP, a 1 can be flipped by the user to 0, but a 0 cannot be flipped to a 1 (no erase operation for OTP), the most-significant bit position in the resolved link pointer that is 0 defines the valid base address for the zone select block. While generating the final link pointer value, if the bit pattern is not one of those listed in [Figure 6-1](#), the final link pointer value becomes All_1 (0xFFFF_FFFF), which selects the Zone-Select-Block1 (also known as the default zone select block).

| Zx-LINKPOINTER | Selected ZSB | Zone1 ZSB Address | Zone2 ZSB Address |
|------------------------------------|--------------|-------------------|-------------------|
| 32xxxxxxxxxxxxxx11111111111111 | ZSB1 | 0x78020 | 0x78220 |
| 32xxxxxxxxxxxxxx11111111111110 | ZSB2 | 0x78040 | 0x78240 |
| 32xxxxxxxxxxxxxx11111111111100 | ZSB3 | 0x78060 | 0x78260 |
| 32xxxxxxxxxxxxxx111111111111000 | ZSB4 | 0x78080 | 0x78280 |
| 32xxxxxxxxxxxxxx1111111111110000 | ZSB5 | 0x780a0 | 0x782a0 |
| 32xxxxxxxxxxxxxx11111111111100000 | ZSB6 | 0x780c0 | 0x782c0 |
| 32xxxxxxxxxxxxxx111111111111000000 | ZSB7 | 0x780e0 | 0x782e0 |
| 32xxxxxxxxxxxxxx1111111100000000 | ZSB8 | 0x78100 | 0x78300 |
| 32xxxxxxxxxxxxxx11111111000000000 | ZSB9 | 0x78120 | 0x78320 |
| 32xxxxxxxxxxxxxx1111100000000000 | ZSB10 | 0x78140 | 0x78340 |
| 32xxxxxxxxxxxxxx1111000000000000 | ZSB11 | 0x78160 | 0x78360 |
| 32xxxxxxxxxxxxxx1110000000000000 | ZSB12 | 0x78180 | 0x78380 |
| 32xxxxxxxxxxxxxx1100000000000000 | ZSB13 | 0x781a0 | 0x783a0 |
| 32xxxxxxxxxxxxxx1000000000000000 | ZSB14 | 0x781c0 | 0x783c0 |
| 32xxxxxxxxxxxxxx0000000000000000 | ZSB15 | 0x781e0 | 0x783e0 |

Figure 6-1. Storage of Zone-Select Bits in OTP

Note

Address locations for other security settings that are not part of Zone Select blocks can be programmed only once; therefore, you must program the address locations toward the end of the development cycle.




Figure 6-2. Location of Zone-Select Block Based on Link-Pointer

CAUTION

USER OTP is ECC protected. You must program the ECC value while programming the security setting in USER OTP. Failing to program the correct ECC value causes the device to be blocked permanently and the device needs to be replaced.

6.2.8 C Code Example to Get Zone Select Block Addr for Zone1

```

unsigned long LinkPointer;
unsigned long *Zone1SelBlockPtr;
int Bitpos = 13;
int ZeroFound = 0;
// Read Z1-Linkpointer register of DCSM module.
LinkPointer = *(unsigned long *)0x5F000;
// Bits 31 to 15 as most-significant 0 are reserved LinkPointer options
LinkPointer = LinkPointer << 18;
while ((ZeroFound == 0) && (bitpos > -1))
{
if ((LinkPointer & 0x80000000) == 0)
{
ZeroFound = 1;
Zone1SelBlockPtr = (unsigned long *)(0x78000 + ((bitpos + 2)*32));
}
else
{
bitpos--;
LinkPointer = LinkPointer << 1;
}
}
if (ZeroFound == 0)
{
//Default in case there is no zero found.
Zone1SelBlockPtr = (unsigned long *)0x78020;
}

```

6.3 Flash and OTP Erase/Program

On this device, OTP as well as normal Flash, are secure resources. Each zone has a dedicated OTP, whereas normal Flash sectors can be allocated to any zone based on the value programmed in the GRABSECT_x location in OTP. Each zone has 128-bit CSM passwords. Read and write accesses are not allowed to resources assigned to Z1 by code running from memory allocated to Z2 and conversely. Before programming any secure Flash sector, the user must either unlock the zone to which that particular sector belongs using PMF or execute the Flash programming code from secure memory that belongs to the same zone. The same is the case for erasing any secure Flash sector. To program the security settings in OTP Flash, the user must unlock the CSM of the respective zone. Unless the zone is unlocked, security settings in OTP Flash can not be updated. The OTP content cannot be erased.

A semaphore mechanism is provided to avoid the program/erase conflict between Z1 and Z2. A zone needs to grab this semaphore to successfully complete the erase/program operation on the secure Flash sectors allocated to that zone. A semaphore can be grabbed by a zone by writing the appropriate value in the SEM field of the FLSEM register. For further details of this field, see the register description.

6.4 Secure Copy Code

In some applications, the user wants to copy the code from secure Flash to secure RAM for better performance. The user cannot do this for EXEONLY Flash sectors because EXEONLY secure memories cannot be read from anywhere. TI provides specific “Secure Copy Code” library functions for ZONE1 to enable the user to copy content from EXEONLY secure Flash sectors to EXEONLY RAM blocks. These functions do the copy-code operation in a highly secure environment and allow a copy to be performed only when the following conditions are met:

- The secure RAM block and the secure Flash sector belong to the same zone.
- Both the secure RAM block and the secure Flash sector have EXEONLY protection enabled.

For further usage of these library functions, see the device-specific Boot ROM documentation.

6.5 SecureCRC

Since reads from EXEONLY memories are not allowed, the user cannot calculate the CRC on content in EXEONLY memories using the CRC engine available on this device (for example, VCUCRC, GCRC) or software. In some safety-critical applications, the user has to calculate the CRC even on these memories. To enable this without compromising on security, TI provides specific “SecureCRC” library functions for each zone. These functions do the CRC calculation in highly secure environment and allow a CRC calculation to be performed only when the following conditions are met:

- The source address is modulo the number of words (based on length_id) for which the CRC needs to be calculated.
- The destination address belongs to the same zone as the source address.

For further usage of these library functions, see the device-specific Boot ROM documentation.

Note

The user must disable all the interrupts before calling the secure functions in ROM. If there is a vector fetch during secure function execution, the CPU gets reset immediately.

Disclaimer: The Code Security Module (CSM) included on this device was designed to password protect the data stored in the associated memory and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device. TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.

6.6 CSM Impact on Other On-Chip Resources

CAUTION

The order of initialization matters; hence, if a memory watch window with the USER OTP address is opened in the debugger (CCS IDE), the security initialization can occur in an incorrect order locking the device down. To avoid this, do not keep a memory window with USER OTP address opened in the debugger (CCS IDE) when performing a reset.

Note

Security initialization is done by BOOTROM code on all the resets (as part of device initialization) that assert SYRSNs. This is not part of the user application code.

On this device, some of the memories are not secure. To avoid any potential hacking when the device is in the default state (post reset), accesses (all types) to all memories (secure as well as non-secure, except BOOT-ROM and OTP) are disabled until proper security initialization is done. This means that after reset none of the memory resources except BOOT_ROM and OTP is accessible to the user.

The following steps are required by CPU after reset (any type of reset) to initialize the security on device.

Security Initialization

- Dummy Read to address location of SECDC (0x703F0, TI-reserved register) in TI OTP
- Dummy Read to address location of Z1OTP_LINKPOINTER1 in Z1 OTP
- Dummy Read to address location of Z1OTP_LINKPOINTER2 in Z1 OTP
- Dummy Read to address location of Z1OTP_LINKPOINTER3 in Z1 OTP
- Dummy Read to address location of Z2OTP_LINKPOINTER1 in Z2 OTP
- Dummy Read to address location of Z2OTP_LINKPOINTER2 in Z2 OTP
- Dummy Read to address location of Z2OTP_LINKPOINTER3 in Z2 OTP
- Dummy Read to address location Z1OTP_JLM_ENABLE in Z1 OTP
- Dummy Read to address location of Z1OTP_GPREG1, Z1OTP_GPREG2, Z1OTP_GPREG3, Z1OTP_GPREG4 in Z1 OTP
- Dummy Read to address location of Z1OTP_PSWDLOCK in Z1 OTP
- Dummy Read to address location of Z1OTP_CRCLOCK in Z1 OTP
- Dummy Read to address location of Z1OTP_JTAGPSWDH0, Z1OTP_JTAGPSWDH1 in Z1 OTP
- Dummy Read to address location of Z2OTP_GPREG1, Z2OTP_GPREG2, Z2OTP_GPREG3, Z2OTP_GPREG4 in Z2 OTP
- Dummy Read to address location of Z2OTP_PSWDLOCK in Z2 OTP
- Dummy Read to address location of Z2OTP_CRCLOCK in Z2 OTP
- Read to memory map register of Z1_LINKPOINTER in DCSM module to calculate the address of zone select block for Z1
- Dummy read to address location of Z1OTP_GRABSECT1, Z1OTP_GRABSECT2, Z1OTP_GRABSECT3 in Z1 OTP
- Dummy read to address location of Z1OTP_GRABRAM1
- Dummy read to address location of Z1OTP_EXEONLYSECT1, Z1OTP_EXEONLYSECT2 in Z1 OTP
- Dummy read to address location of Z1OTP_EXEONLYRAM1 in Z1 OTP
- Dummy Read to address location of Z1OTP_JTAGPSWDL0, Z1OTP_JTAGPSWDL1 in Z1 OTP
- Read to memory map register of Z2_LINKPOINTER in DCSM module to calculate the address of zone select block for Z2
- Dummy read to address location of Z2OTP_GRABSECT1, Z2OTP_GRABSECT2, Z2OTP_GRABSECT3 in Z2 OTP
- Dummy read to address location of Z2OTP_GRABRAM1
- Dummy read to address location of Z2OTP_EXEONLYSECT1, Z2OTP_EXEONLYSECT2 in Z2 OTP
- Dummy read to address location of Z2OTP_EXEONLYRAM1 in Z2 OTP

6.6.1 RAMOPEN

RAMOPEN feature on this device enables a user to unsecure all of the secure RAM blocks without unlocking the zone security. Afterward, the RAMs can be converted back into secure RAMs without issuing reset to device. However, the previous contents of the secure RAM are not maintained.

This is a useful feature for Flash programming tools (for example, CCS Flash plugin, serial Flash programmer, and so on), which need to download Flash APIs and data on RAMs to carry out the Flash program/erase operations to unsecure Flash regions. Since debugger and boot loader writes are considered unsecure, the writes require either unsecure RAM or unlocked secure RAM to download the APIs and data to. However, the user can not always have the password required to unlock one or both of the security zones. This can be particularly problematic in a device with limited RAM where the majority of the RAM used during application runtime is designated as secure RAM.

The RAMOPEN feature allows the Flash programming tools to temporarily convert the secured RAM blocks into unsecured RAM blocks to load the API/Data and after Flash program/erase operation is completed, turn them back into secured RAM blocks.

The feature works as:

- RAMOPEN feature is enabled by setting RAMOPENFRC.SET bit to 1
- This clears the connect of all the secure RAM (RAMINIT is performed in hardware).
- After completion of RAMINIT operation, RAMOPENSTAT.RAMOPEN bit get set to 1 (RAMOPEN feature is enabled and all secure RAM blocks are unsecure).
- To disable RAMOPEN feature, set RAMOPENCLR.CLEAR bit to 1.
- This again clears the content of all secure RAM (RAMINIT is performed in hardware).
- After completion of RAMINIT operation, RAMOPENSTAT.RAMOPEN bit gets cleared to 0 (RAMOPEN feature is disabled and all secure RAM blocks are again secure).

6.7 Incorporating Code Security in User Applications

Code security is typically not required in the development phase of a project. However, security is needed once a robust code is developed for a zone. Before such a code is programmed in the Flash memory, a CSM password must be chosen to secure the zone. Once a CSM password is in place for a zone, the zone is secured (programming a password at the appropriate locations and either performing a device reset or setting the FORCESEC bit (Zx_CR.31) is the action that secures the device). From that time on, access to debug the contents of secure memory by any means (using JTAG, code running off external/on-chip memory, and so forth) requires a valid password. A password is not needed to run the code out of secure memory (such as in a typical end-user usage); however, access to secure memory contents for debug purposes requires a password.

6.7.1 Environments That Require Security Unlocking

The following are the typical situations under which unsecuring the zone can be required:

- Code development using debuggers (such as Code Composer Studio™ IDE). This is the most common environment during the design phase of a product.
- Flash programming using TI's Flash utilities such as Code Composer Studio IDE On-Chip Flash Programmer plug-in or the UniFlash tool. Flash programming is common during code development and testing. Once the user supplies the necessary password, the Flash utilities disable the security logic before attempting to program the Flash. In custom programming that uses the Flash API supplied by TI, unlocking the CSM can be avoided by executing the Flash programming algorithms from secure memory.
- Custom environment defined by the application. In addition to the above, access to secure memory contents can be required in situations such as:
 - Using the on-chip bootloader to load code or data into secure SRAM or to erase and program the Flash.
 - Executing code from on-chip unsecure memory and requiring access to secure memory for the lookup table. This is not a suggested operating condition as supplying the password from external code can compromise code security.

The unsecuring sequence is identical in all the above situations. This sequence is referred to as the password match flow (PMF) for simplicity. [Figure 6-3](#) explains the sequence of operation that is required every time the user attempts to unsecure a particular zone. A code example is listed for clarity.

6.7.2 CSM Password Match Flow

Password match flow (PMF) is essentially a sequence of four dummy reads from password locations (PWL) followed by four writes (32-bit writes) to CSMKEY(0/1/2/3) registers. [Figure 6-3](#) shows how PMF helps to initialize the security logic registers and disable security logic.




Figure 6-3. CSM Password Match Flow (PMF)

6.7.3 C Code Example to Unsecure C28x Zone1

```

volatile long int *CSM = (volatile long int *)5F090; //CSM register file volatile
long int *CSMPWL = (volatile long int *)0x78020; //CSM Password location (assuming default zone
select block)
volatile int tmp;
int I;
// Read the 128-bits of the CSM password locations (PWL)
//
for (I=0;I<4; I++) tmp = *CSMPWL++;
// write the 128-bit password to the CSMKEY registers
// If this password matches that stored in the
// CSLPWL, then the CSM becomes unsecure. If the password does not
// match, then the zone remains secure.
// An example password of: // 0x11112222333344445555666677778888 is used.
*CSM++ = 0x22221111; // Register Z1_CSMKEY0 at 0x5F090
*CSM++ = 0x44443333; // Register Z1_CSMKEY1 at 0x5F092
*CSM++ = 0x66665555; // Register Z1_CSMKEY2 at 0x5F094
*CSM++ = 0x88887777; // Register Z1_CSMKEY3 at 0x5F096

```

6.7.4 C Code Example to Resecure C28x Zone1

```

volatile int *Z1_CR = 0x5F019; //CSMSCR register
//Set FORCESEC bit
*Z1_CR = 0x8000;

```


6.7.5 Environments That Require ECSL Unlocking

The following are the typical situations under which unsecuring can be required:

- The user develops some main IP, and then outsources peripheral functions to a subcontractor who must be able to run the user code during debug and can halt while the main IP code is running. If ECSL is not unlocked, then Code Composer Studio™ IDE connections get disconnected, which can be inconvenient for the user. Note that unlocking ECSL does not enable access to the secure code but only avoids disconnection of Code Composer Studio™ IDE (JTAG).

6.7.6 ECSL Password Match Flow

A password match flow (PMF) is essentially a sequence of eight dummy reads from password locations (PWL) followed by two writes to KEY registers. [Figure 6-4](#) shows how the PMF helps to initialize the security logic registers and disable security logic.


Figure 6-4. ECSL Password Match Flow (PMF)

6.7.7 ECSL Disable Considerations for any Zone

A zone with ECSL enabled must have a predetermined ECSL password stored in the ECSL password locations in Flash (same as lower 64-bits of CSM passwords). Perform the following steps to disable the ECSL for any particular zone:

- Perform a dummy read of CSM password locations of that Zone.
- Write the password into the CSMKEY0/1 registers, corresponding to that Zone.
- If the password is correct, the ECSL gets disabled; otherwise, the ECSL stays enabled.

6.7.7.1 C Code Example to Disable ECSL for C28x Zone1

```

volatile long int *ECSL = (volatile int *)0x5F090; //ECSL register file
volatile long int *ECSLPWL = (volatile int *)0x78028; //ECSL Password location (assuming default
Zone sel block)
volatile int tmp;
int I;
// Read the 64-bits of the password locations (PWL).
for (I=0;I<2; I++) tmp = *ECSLPWL++;
// Write the 64-bit password to the CSMKEYx registers
// If this password matches that stored in the
// CSMPWL, then ECSL gets disabled. If the password does not
// match, then the zone remains secure.
// An example password of: // 0x1111222233334444 is used.
*ECSL++ = 0x22221111; // Register Z1_CSMKEY0 at 0x5F090
*ECSL++ = 0x44443333; // Register Z1_CSMKEY1 at 0x5F092

```

6.7.8 Device Unique ID

TI OTP contains a 256-bit value that is made up of both random and sequential parts. This value can be used as a seed for code encryption. The starting address of the value is 0x71140. The first 192 bits are random, the next 32 bits are sequential, and the last 32 bits are a checksum value.

6.8 Software

6.8.1 DCSM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/dcsm

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

6.8.1.1 Empty DCSM Tool Example

FILE: dcsm_security_tool.c

This example is an empty project setup for DCSM Tool and Driverlib development. For guidance refer to: [C2000 DCSM Security Tool](#)

6.9 DCSM Registers

This section describes the various DCSM Registers.

6.9.1 DCSM Base Address Table

Table 6-4. DCSM Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|------------------|-----------------|--------------|--------------------|
| Instance | Structure | | | |
| DcsmZ1Regs | DCSM_Z1_REGS | DCSM_Z1_BASE | 0x0005_F000 | YES |
| DcsmZ2Regs | DCSM_Z2_REGS | DCSM_Z2_BASE | 0x0005_F080 | YES |
| DcsmCommonRegs | DCSM_COMMON_REGS | DCSMCOMMON_BASE | 0x0005_F0C0 | YES |
| DcsmZ1OtpRegs | DCSM_Z1 OTP | DCSM_Z1OTP_BASE | 0x0007_8000 | - |
| DcsmZ2OtpRegs | DCSM_Z2 OTP | DCSM_Z2OTP_BASE | 0x0007_8200 | - |

6.9.2 DCSM_Z1_REGS Registers

Table 6-5 lists the memory-mapped registers for the DCSM_Z1_REGS registers. All register offset addresses not listed in **Table 6-5** should be considered as reserved locations and the register contents should not be modified.

Table 6-5. DCSM_Z1_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|---|------------------|---------|
| 0h | Z1_LINKPOINTER | Zone 1 Link Pointer | Go | |
| 2h | Z1 OTPSECLOCK | Zone 1 OTP Secure Lock | Go | |
| 4h | Z1_JLM_ENABLE | Zone 1 JTAGLOCK Enable Register | Go | |
| 6h | Z1_LINKPOINTERR | Link Pointer Error | Go | |
| 8h | Z1_GPREG1 | Zone 1 General Purpose Register-1 | Go | |
| Ah | Z1_GPREG2 | Zone 1 General Purpose Register-2 | Go | |
| Ch | Z1_GPREG3 | Zone 1 General Purpose Register-3 | Go | |
| Eh | Z1_GPREG4 | Zone 1 General Purpose Register-4 | Go | |
| 10h | Z1_CSMKEY0 | Zone 1 CSM Key 0 | Go | |
| 12h | Z1_CSMKEY1 | Zone 1 CSM Key 1 | Go | |
| 14h | Z1_CSMKEY2 | Zone 1 CSM Key 2 | Go | |
| 16h | Z1_CSMKEY3 | Zone 1 CSM Key 3 | Go | |
| 18h | Z1_CR | Zone 1 CSM Control Register | Go | |
| 1Ah | Z1_GRABSECT1R | Zone 1 Grab Flash Status Register 1 | Go | |
| 1Ch | Z1_GRABSECT2R | Zone 1 Grab Flash Status Register 2 | Go | |
| 1Eh | Z1_GRABSECT3R | Zone 1 Grab Flash Status Register 3 | Go | |
| 20h | Z1_GRABRAM1R | Zone 1 Grab RAM Status Register 1 | Go | |
| 26h | Z1_EXEONLYSECT1R | Zone 1 Execute Only Flash Status Register 1 | Go | |
| 28h | Z1_EXEONLYSECT2R | Zone 1 Execute Only Flash Status Register 2 | Go | |
| 2Ah | Z1_EXEONLYRAM1R | Zone 1 Execute Only RAM Status Register 1 | Go | |
| 2Eh | Z1_JTAGKEY0 | JTAG Unlock Key Register 0 | Go | |
| 30h | Z1_JTAGKEY1 | JTAG Unlock Key Register 1 | Go | |
| 32h | Z1_JTAGKEY2 | JTAG Unlock Key Register 2 | Go | |
| 34h | Z1_JTAGKEY3 | JTAG Unlock Key Register 3 | Go | |
| 36h | Z1_CMACKEY0 | Secure Boot CMAC Key Status Register 0 | Go | |
| 38h | Z1_CMACKEY1 | Secure Boot CMAC Key Status Register 1 | Go | |
| 3Ah | Z1_CMACKEY2 | Secure Boot CMAC Key Status Register 2 | Go | |
| 3Ch | Z1_CMACKEY3 | Secure Boot CMAC Key Status Register 3 | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 6-6** shows the codes that are used for access types in this section.

Table 6-6. DCSM_Z1_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--------------------|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |

**Table 6-6. DCSM_Z1_REGS Access Type Codes
(continued)**

| Access Type | Code | Description |
|-------------|------|--|
| -n | | Value after reset or the default value |

6.9.2.1 Z1_LINKPOINTER Register (Offset = 0h) [Reset = FFFFC000h]

Z1_LINKPOINTER is shown in [Figure 6-5](#) and described in [Table 6-7](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer

Figure 6-5. Z1_LINKPOINTER Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | LINKPOINTER | | | | | | | | | | | | | | | |
| R-0003FFFFh | | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | |

Table 6-7. Z1_LINKPOINTER Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-----------|---|
| 31-14 | RESERVED | R | 0003FFFFh | Reserved |
| 13-0 | LINKPOINTER | R | 0h | This is resolved Link-Pointer value which is generated by looking at the three physical Link-Pointer values loaded from OTP Reset type: SYSRSn |

6.9.2.2 Z1 OTPSECLOCK Register (Offset = 2h) [Reset = 00000001h]

Z1 OTPSECLOCK is shown in [Figure 6-6](#) and described in [Table 6-8](#).

Return to the [Summary Table](#).

Zone 1 OTP Secure Lock

Figure 6-6. Z1 OTPSECLOCK Register

| | | | | | | | | | | |
|----------|----|----|----|----------|----|----|----------|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
| RESERVED | | | | | | | | | | |
| R-0h | | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| RESERVED | | | | | | | | | | |
| R-0h | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| RESERVED | | | | CRCLOCK | | | | | | |
| R-0h | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PSWDLOCK | | | | RESERVED | | | JTAGLOCK | | | |
| R-0h | | | | | | | | | | |
| R-0h | | | | | | | | | | |

Table 6-8. Z1 OTPSECLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-8 | CRCLOCK | R | 0h | <p>Value in this field gets loaded from Z1_CRCLOCK[3:0] when a read is issued to address location of Z1_CRCLOCK in OTP.</p> <p>1111 : VCU has ability to calculate CRC on secure memories.</p> <p>Other Value : VCU doesn't have ability to calculate CRC on secure memories.</p> <p>Reset type: XRSn</p> |
| 7-4 | PSWDLOCK | R | 0h | <p>Value in this field gets loaded from Z1_PSWDLOCK[3:0] when a read is issued to address location of Z1_PSWDLOCK in OTP.</p> <p>1111 : CSM password locations in OTP are not protected and can be read from debugger as well as code running from anywhere.</p> <p>Other Value : CSM password locations in OTP are protected and can't be read without unlocking CSM of that zone.</p> <p>Reset type: XRSn</p> |
| 3-1 | RESERVED | R | 0h | Reserved |
| 0 | JTAGLOCK | R | 1h | <p>Reflects the state of the JTAGLOCK feature.</p> <p>0 : JTAG is not locked</p> <p>1 : JTAG is locked</p> <p>Reset type: PORRESETn</p> |

6.9.2.3 Z1_JLM_ENABLE Register (Offset = 4h) [Reset = 0000000Fh]

Z1_JLM_ENABLE is shown in [Figure 6-7](#) and described in [Table 6-9](#).

Return to the [Summary Table](#).

Zone 1 JTAGLOCK Enable Register

Figure 6-7. Z1_JLM_ENABLE Register

| | | | | | | | | | | | |
|----------|----|----|----|---------------|----|----|----|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | | |
| RESERVED | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | |
| RESERVED | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
| RESERVED | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | Z1_JLM_ENABLE | | | | | | | |
| R-0-0h | | | | | | | | | | | |
| R-Fh | | | | | | | | | | | |

Table 6-9. Z1_JLM_ENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|--|
| 31-4 | RESERVED | R-0 | 0h | Reserved |
| 3-0 | Z1_JLM_ENABLE | R | Fh | Zone1 JLM_ENABLE register. The value in this field gets loaded from Z1OTP_JLM_ENABLE[3:0] when a read is issued to address location of Z1OTP_JLM_ENABLE in OTP. If Z1OTP_JLM_ENABLE[31:0] is equal to all ones during the load, the JTAGLOCK is not bypassed (is enabled). If the value of Z1OTP_JLM_ENABLE[31:0] is not all ones during the load, the JTAGLOCK is governed as follows by the Z1_JLM_ENABLE bits: 1111 : JTAG/Emulation access is allowed (JTAGLOCK is not enabled) Other values: JTAGLOCK is governed by the JTAGKEY==JTAGPSWD match condition Reset type: PORRESETn |

6.9.2.4 Z1_LINKPOINTERERR Register (Offset = 6h) [Reset = 00000000h]

Z1_LINKPOINTERERR is shown in [Figure 6-8](#) and described in [Table 6-10](#).

Return to the [Summary Table](#).

Link Pointer Error

Figure 6-8. Z1_LINKPOINTERERR Register

| | | | | | | | | | | | | | | | |
|----------|-------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | Z1_LINKPOINTERERR | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |

Table 6-10. Z1_LINKPOINTERERR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------|------|-------|---|
| 31-14 | RESERVED | R-0 | 0h | Reserved |
| 13-0 | Z1_LINKPOINTERERR | R | 0h | These bits indicate errors during formation of the resolved Link-Pointer value after the three physical Link-Pointer values loaded of OTP in flash. 0 : No Error. Other : Error on bit positions which is set to 1. Reset type: SYSRSn |

6.9.2.5 Z1_GPREG1 Register (Offset = 8h) [Reset = 00000000h]

Z1_GPREG1 is shown in Figure 6-9 and described in Table 6-11.

Return to the [Summary Table](#).

Zone 1 General Purpose Register-1

Figure 6-9. Z1_GPREG1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-11. Z1_GPREG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG1 | R | 0h | This field gets loaded with the contents of Z1OTP_GPREG1 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn |

6.9.2.6 Z1_GPREG2 Register (Offset = Ah) [Reset = 00000000h]

Z1_GPREG2 is shown in [Figure 6-10](#) and described in [Table 6-12](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-2

Figure 6-10. Z1_GPREG2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-12. Z1_GPREG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG2 | R | 0h | This field gets loaded with the contents of Z1OTP_GPREG2 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn |

6.9.2.7 Z1_GPREG3 Register (Offset = Ch) [Reset = 00000000h]

Z1_GPREG3 is shown in [Figure 6-11](#) and described in [Table 6-13](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-3

Figure 6-11. Z1_GPREG3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-13. Z1_GPREG3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG3 | R | 0h | This field gets loaded with the contents of Z1OTP_GPREG3 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn |

6.9.2.8 Z1_GPREG4 Register (Offset = Eh) [Reset = 00000000h]

Z1_GPREG4 is shown in [Figure 6-12](#) and described in [Table 6-14](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-4

Figure 6-12. Z1_GPREG4 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-14. Z1_GPREG4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG4 | R | 0h | This field gets loaded with the contents of Z1OTP_GPREG4 locations in Zone-1-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-1 Reset type: SYSRSn |

6.9.2.9 Z1_CSMKEY0 Register (Offset = 10h) [Reset = 00000000h]

Z1_CSMKEY0 is shown in [Figure 6-13](#) and described in [Table 6-15](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 0

Figure 6-13. Z1_CSMKEY0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1_CSMKEY0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-15. Z1_CSMKEY0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-0 | Z1_CSMKEY0 | R/W | 0h | To unlock Zone1, user needs to write this register with exact value as Z1_CSMPSWD0, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.2.10 Z1_CSMKEY1 Register (Offset = 12h) [Reset = 00000000h]

Z1_CSMKEY1 is shown in [Figure 6-14](#) and described in [Table 6-16](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 1

Figure 6-14. Z1_CSMKEY1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1_CSMKEY1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-16. Z1_CSMKEY1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-0 | Z1_CSMKEY1 | R/W | 0h | To unlock Zone1, user needs to write this register with exact value as Z1_CSMPSWD1, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.2.11 Z1_CSMKEY2 Register (Offset = 14h) [Reset = 00000000h]

Z1_CSMKEY2 is shown in [Figure 6-15](#) and described in [Table 6-17](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 2

Figure 6-15. Z1_CSMKEY2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1_CSMKEY2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-17. Z1_CSMKEY2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-0 | Z1_CSMKEY2 | R/W | 0h | To unlock Zone1, user needs to write this register with exact value as Z1_CSMPSWD2, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.2.12 Z1_CSMKEY3 Register (Offset = 16h) [Reset = 00000000h]

Z1_CSMKEY3 is shown in [Figure 6-16](#) and described in [Table 6-18](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 3

Figure 6-16. Z1_CSMKEY3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1_CSMKEY3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-18. Z1_CSMKEY3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-0 | Z1_CSMKEY3 | R/W | 0h | To unlock Zone1, user needs to write this register with exact value as Z1_CSMPWD3, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.2.13 Z1_CR Register (Offset = 18h) [Reset = 00080000h]

Z1_CR is shown in [Figure 6-17](#) and described in [Table 6-19](#).

Return to the [Summary Table](#).

Zone 1 CSM Control Register

Figure 6-17. Z1_CR Register

| | | | | | | | |
|----------|----------|----------|--------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| FORCESEC | RESERVED | | | | | | |
| R-0/W-0h | R-0h | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | ARMED | UNSECURE | ALLONE | ALLZERO | RESERVED | | |
| R-0h | R-0h | R-0h | R-0h | R-1h | R-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | | | | R-0h | R-0h | R-0h | R-0h |

Table 6-19. Z1_CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|---|
| 31 | FORCESEC | R-0/W | 0h | A write of '1' to this bit clears the CSMKEY registers. If writing to this bit after performing an update of the security passwords, it is advised to immediately perform a dummy load of the passwords by initiating a read of the passwords from their flash locations. Reset type: SYSRSn |
| 30-24 | RESERVED | R | 0h | Reserved |
| 23 | RESERVED | R | 0h | Reserved |
| 22 | ARMED | R | 0h | 0 : Dummy read to CSM Password locations in OTP hasn't been performed. 1 : Dummy read to CSM Password locations in OTP has been performed. Reset type: SYSRSn |
| 21 | UNSECURE | R | 0h | Indicates the state of Zone. 0 : Zone is in lock(secure) state. 1 : Zone is in unlock(unsecure) state. Reset type: SYSRSn |
| 20 | ALLONE | R | 0h | Indicates the state of CSM passwords. 0 : Zone CSM Passwords are not all ones. 1 : Zone CSM Passwords are all ones. Reset type: SYSRSn |
| 19 | ALLZERO | R | 1h | Indicates the state of CSM passwords. 0 : CSM Passwords are not all zeros. 1 : CSM Passwords are all zero and device is permanently locked. Reset type: SYSRSn |
| 18-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |

Table 6-19. Z1_CR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 0 | RESERVED | R | 0h | Reserved |

6.9.2.14 Z1_GRABSECT1R Register (Offset = 1Ah) [Reset = 00000000h]

Z1_GRABSECT1R is shown in [Figure 6-18](#) and described in [Table 6-20](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 1

Figure 6-18. Z1_GRABSECT1R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|----|-------------|----|-------------|----|-------------|----|
| GRAB_SECT15 | | GRAB_SECT14 | | GRAB_SECT13 | | GRAB_SECT12 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GRAB_SECT11 | | GRAB_SECT10 | | GRAB_SECT9 | | GRAB_SECT8 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_SECT7 | | GRAB_SECT6 | | GRAB_SECT5 | | GRAB_SECT4 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRAB_SECT3 | | GRAB_SECT2 | | GRAB_SECT1 | | GRAB_SECT0 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-20. Z1_GRABSECT1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-30 | GRAB_SECT15 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 29-28 | GRAB_SECT14 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 27-26 | GRAB_SECT13 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-20. Z1_GRABSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 25-24 | GRAB_SECT12 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 23-22 | GRAB_SECT11 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 21-20 | GRAB_SECT10 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 19-18 | GRAB_SECT9 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 17-16 | GRAB_SECT8 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 15-14 | GRAB_SECT7 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-20. Z1_GRABSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 13-12 | GRAB_SECT6 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 11-10 | GRAB_SECT5 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 9-8 | GRAB_SECT4 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 7-6 | GRAB_SECT3 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 5-4 | GRAB_SECT2 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 3-2 | GRAB_SECT1 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-20. Z1_GRABSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 1-0 | GRAB_SECT0 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible.</p> <p>01 : Request to allocate these sectors to Zone1.</p> <p>10 : No request for these sectors.</p> <p>11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

6.9.2.15 Z1_GRABSECT2R Register (Offset = 1Ch) [Reset = 00000000h]

Z1_GRABSECT2R is shown in [Figure 6-19](#) and described in [Table 6-21](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 2

Figure 6-19. Z1_GRABSECT2R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|----|-------------|----|-------------|----|-------------|----|
| GRAB_SECT31 | | GRAB_SECT30 | | GRAB_SECT29 | | GRAB_SECT28 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GRAB_SECT27 | | GRAB_SECT26 | | GRAB_SECT25 | | GRAB_SECT24 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_SECT23 | | GRAB_SECT22 | | GRAB_SECT21 | | GRAB_SECT20 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRAB_SECT19 | | GRAB_SECT18 | | GRAB_SECT17 | | GRAB_SECT16 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-21. Z1_GRABSECT2R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-30 | GRAB_SECT31 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 29-28 | GRAB_SECT30 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 27-26 | GRAB_SECT29 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-21. Z1_GRABSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 25-24 | GRAB_SECT28 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 23-22 | GRAB_SECT27 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 21-20 | GRAB_SECT26 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 19-18 | GRAB_SECT25 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 17-16 | GRAB_SECT24 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 15-14 | GRAB_SECT23 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-21. Z1_GRABSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 13-12 | GRAB_SECT22 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 11-10 | GRAB_SECT21 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 9-8 | GRAB_SECT20 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 7-6 | GRAB_SECT19 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 5-4 | GRAB_SECT18 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 3-2 | GRAB_SECT17 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-21. Z1_GRABSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|---|
| 1-0 | GRAB_SECT16 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible.</p> <p>01 : Request to allocate these sectors to Zone1.</p> <p>10 : No request for these sectors.</p> <p>11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

6.9.2.16 Z1_GRABSECT3R Register (Offset = 1Eh) [Reset = 00000000h]

Z1_GRABSECT3R is shown in [Figure 6-20](#) and described in [Table 6-22](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 3

Figure 6-20. Z1_GRABSECT3R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------------------|----|------------------|----|------------------|----|-----------------|----|
| GRAB_SECT127_120 | | GRAB_SECT119_112 | | GRAB_SECT111_104 | | GRAB_SECT103_96 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GRAB_SECT95_88 | | GRAB_SECT87_80 | | GRAB_SECT79_72 | | GRAB_SECT71_64 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_SECT63_56 | | GRAB_SECT55_48 | | GRAB_SECT47_40 | | GRAB_SECT39_32 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-22. Z1_GRABSECT3R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------------|------|-------|--|
| 31-30 | GRAB_SECT127_120 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 29-28 | GRAB_SECT119_112 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 27-26 | GRAB_SECT111_104 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-22. Z1_GRABSECT3R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-----------------|------|-------|---|
| 25-24 | GRAB_SECT103_96 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 23-22 | GRAB_SECT95_88 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 21-20 | GRAB_SECT87_80 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 19-18 | GRAB_SECT79_72 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 17-16 | GRAB_SECT71_64 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 15-14 | GRAB_SECT63_56 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

Table 6-22. Z1_GRABSECT3R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|--|
| 13-12 | GRAB_SECT55_48 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 11-10 | GRAB_SECT47_40 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 9-8 | GRAB_SECT39_32 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-4 | RESERVED | R | 0h | Reserved |
| 3-2 | RESERVED | R | 0h | Reserved |
| 1-0 | RESERVED | R | 0h | Reserved |

6.9.2.17 Z1_GRABRAM1R Register (Offset = 20h) [Reset = 00000000h]

Z1_GRABRAM1R is shown in [Figure 6-21](#) and described in [Table 6-23](#).

Return to the [Summary Table](#).

Zone 1 Grab RAM Status Register 1

Figure 6-21. Z1_GRABRAM1R Register

| | | | | | | | |
|-----------|----|-----------|----|-----------|----|-----------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_RAM7 | | GRAB_RAM6 | | GRAB_RAM5 | | GRAB_RAM4 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRAB_RAM3 | | GRAB_RAM2 | | GRAB_RAM1 | | GRAB_RAM0 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-23. Z1_GRABRAM1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-14 | GRAB_RAM7 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 13-12 | GRAB_RAM6 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 11-10 | GRAB_RAM5 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

Table 6-23. Z1_GRABRAM1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|---|
| 9-8 | GRAB_RAM4 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 7-6 | GRAB_RAM3 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 5-4 | GRAB_RAM2 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 3-2 | GRAB_RAM1 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 1-0 | GRAB_RAM0 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone1 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

6.9.2.18 Z1_EXEONLYSECT1R Register (Offset = 26h) [Reset = 00000000h]

Z1_EXEONLYSECT1R is shown in Figure 6-22 and described in Table 6-24.

Return to the [Summary Table](#).

Zone 1 Execute Only Flash Status Register 1

Figure 6-22. Z1_EXEONLYSECT1R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| EXEONLY_SE CT31 | EXEONLY_SE CT30 | EXEONLY_SE CT29 | EXEONLY_SE CT28 | EXEONLY_SE CT27 | EXEONLY_SE CT26 | EXEONLY_SE CT25 | EXEONLY_SE CT24 |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| EXEONLY_SE CT23 | EXEONLY_SE CT22 | EXEONLY_SE CT21 | EXEONLY_SE CT20 | EXEONLY_SE CT19 | EXEONLY_SE CT18 | EXEONLY_SE CT17 | EXEONLY_SE CT16 |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EXEONLY_SE CT15 | EXEONLY_SE CT14 | EXEONLY_SE CT13 | EXEONLY_SE CT12 | EXEONLY_SE CT11 | EXEONLY_SE CT10 | EXEONLY_SE CT9 | EXEONLY_SE CT8 |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXEONLY_SE CT7 | EXEONLY_SE CT6 | EXEONLY_SE CT5 | EXEONLY_SE CT4 | EXEONLY_SE CT3 | EXEONLY_SE CT2 | EXEONLY_SE CT1 | EXEONLY_SE CT0 |
| R-0h |

Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------------|------|-------|---|
| 31 | EXEONLY_SECT31 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1)</p> <p>1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 30 | EXEONLY_SECT30 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1)</p> <p>1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 29 | EXEONLY_SECT29 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1)</p> <p>1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|----------------|-------------|--------------|---|
| 28 | EXEONLY_SECT28 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 27 | EXEONLY_SECT27 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 26 | EXEONLY_SECT26 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 25 | EXEONLY_SECT25 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 24 | EXEONLY_SECT24 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 23 | EXEONLY_SECT23 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 22 | EXEONLY_SECT22 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------------|------|-------|---|
| 21 | EXEONLY_SECT21 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 20 | EXEONLY_SECT20 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 19 | EXEONLY_SECT19 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 18 | EXEONLY_SECT18 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 17 | EXEONLY_SECT17 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 16 | EXEONLY_SECT16 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 15 | EXEONLY_SECT15 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|----------------|-------------|--------------|--|
| 14 | EXEONLY_SECT14 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |
| 13 | EXEONLY_SECT13 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |
| 12 | EXEONLY_SECT12 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |
| 11 | EXEONLY_SECT11 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |
| 10 | EXEONLY_SECT10 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |
| 9 | EXEONLY_SECT9 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |
| 8 | EXEONLY_SECT8 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn |

Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|-------|---|
| 7 | EXEONLY_SECT7 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 6 | EXEONLY_SECT6 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 5 | EXEONLY_SECT5 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 4 | EXEONLY_SECT4 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 3 | EXEONLY_SECT3 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 2 | EXEONLY_SECT2 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 1 | EXEONLY_SECT1 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-24. Z1_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|---|
| 0 | EXEONLY_SECT0 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

6.9.2.19 Z1_EXEONLYSECT2R Register (Offset = 28h) [Reset = 00000000h]

Z1_EXEONLYSECT2R is shown in Figure 6-23 and described in Table 6-25.

Return to the [Summary Table](#).

Zone 1 Execute Only Flash Status Register 2

Figure 6-23. Z1_EXEONLYSECT2R Register

| | | | | | | | |
|-------------------------|-------------------------|-------------------------|------------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EXEONLY_SE CT127_120 | EXEONLY_SE CT119_112 | EXEONLY_SE CT111_104 | EXEONLY_SE CT103_96 | EXEONLY_SE CT95_88 | EXEONLY_SE CT87_80 | EXEONLY_SE CT79_72 | EXEONLY_SE CT71_64 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXEONLY_SE CT63_56 | EXEONLY_SE CT55_48 | EXEONLY_SE CT47_40 | EXEONLY_SE CT39_32 | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 6-25. Z1_EXEONLYSECT2R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | EXEONLY_SECT127_120 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 14 | EXEONLY_SECT119_112 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 13 | EXEONLY_SECT111_104 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-25. Z1_EXEONLYSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------------|-------------|--------------|---|
| 12 | EXEONLY_SECT103_96 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 11 | EXEONLY_SECT95_88 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 10 | EXEONLY_SECT87_80 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 9 | EXEONLY_SECT79_72 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 8 | EXEONLY_SECT71_64 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 7 | EXEONLY_SECT63_56 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 6 | EXEONLY_SECT55_48 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-25. Z1_EXEONLYSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------------------|------|-------|---|
| 5 | EXEONLY_SECT47_40 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 4 | EXEONLY_SECT39_32 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

6.9.2.20 Z1_EXEONLYRAM1R Register (Offset = 2Ah) [Reset = 00000000h]

Z1_EXEONLYRAM1R is shown in Figure 6-24 and described in Table 6-26.

Return to the [Summary Table](#).

Zone 1 Execute Only RAM Status Register 1

Figure 6-24. Z1_EXEONLYRAM1R Register

| | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXEONLY_RA M7 | EXEONLY_RA M6 | EXEONLY_RA M5 | EXEONLY_RA M4 | EXEONLY_RA M3 | EXEONLY_RA M2 | EXEONLY_RA M1 | EXEONLY_RA M0 |
| R-0h |

Table 6-26. Z1_EXEONLYRAM1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|--|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7 | EXEONLY_RAM7 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 6 | EXEONLY_RAM6 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 5 | EXEONLY_RAM5 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

Table 6-26. Z1_EXEONLYRAM1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|--|
| 4 | EXEONLY_RAM4 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 3 | EXEONLY_RAM3 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 2 | EXEONLY_RAM2 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 1 | EXEONLY_RAM1 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |
| 0 | EXEONLY_RAM0 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone1)</p> <p>Reset type: SYSRSn</p> |

6.9.2.21 Z1_JTAGKEY0 Register (Offset = 2Eh) [Reset = 00000000h]

Z1_JTAGKEY0 is shown in [Figure 6-25](#) and described in [Table 6-27](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 0

Figure 6-25. Z1_JTAGKEY0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-27. Z1_JTAGKEY0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | KEY0 | R | 0h | Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn |

6.9.2.22 Z1_JTAGKEY1 Register (Offset = 30h) [Reset = 00000000h]

Z1_JTAGKEY1 is shown in [Figure 6-26](#) and described in [Table 6-28](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 1

Figure 6-26. Z1_JTAGKEY1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-28. Z1_JTAGKEY1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | KEY1 | R | 0h | Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn |

6.9.2.23 Z1_JTAGKEY2 Register (Offset = 32h) [Reset = 00000000h]

Z1_JTAGKEY2 is shown in [Figure 6-27](#) and described in [Table 6-29](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 2

Figure 6-27. Z1_JTAGKEY2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-29. Z1_JTAGKEY2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | KEY2 | R | 0h | Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn |

6.9.2.24 Z1_JTAGKEY3 Register (Offset = 34h) [Reset = 00000000h]

Z1_JTAGKEY3 is shown in [Figure 6-28](#) and described in [Table 6-30](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 3

Figure 6-28. Z1_JTAGKEY3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-30. Z1_JTAGKEY3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | KEY3 | R | 0h | Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn |

6.9.2.25 Z1_CMACKEY0 Register (Offset = 36h) [Reset = 00000000h]

Z1_CMACKEY0 is shown in [Figure 6-29](#) and described in [Table 6-31](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 0

Figure 6-29. Z1_CMACKEY0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-31. Z1_CMACKEY0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | KEY0 | R | 0h | Value in this field gets loaded from CMACKEY0 when a read is issued to its address in OTP. Reset type: SYSRSn |

6.9.2.26 Z1_CMACKEY1 Register (Offset = 38h) [Reset = 00000000h]

Z1_CMACKEY1 is shown in [Figure 6-30](#) and described in [Table 6-32](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 1

Figure 6-30. Z1_CMACKEY1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-32. Z1_CMACKEY1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | KEY1 | R | 0h | Value in this field gets loaded from CMACKEY1 when a read is issued to its address in OTP. Reset type: SYSRSn |

6.9.2.27 Z1_CMACKEY2 Register (Offset = 3Ah) [Reset = 00000000h]

Z1_CMACKEY2 is shown in [Figure 6-31](#) and described in [Table 6-33](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 2

Figure 6-31. Z1_CMACKEY2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-33. Z1_CMACKEY2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | KEY2 | R | 0h | Value in this field gets loaded from CMACKEY2 when a read is issued to its address in OTP. Reset type: SYSRSn |

6.9.2.28 Z1_CMACKEY3 Register (Offset = 3Ch) [Reset = 00000000h]

Z1_CMACKEY3 is shown in [Figure 6-32](#) and described in [Table 6-34](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 3

Figure 6-32. Z1_CMACKEY3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-34. Z1_CMACKEY3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | KEY3 | R | 0h | Value in this field gets loaded from CMACKEY3 when a read is issued to its address in OTP. Reset type: SYSRSn |

6.9.3 DCSM_Z2_REGS Registers

Table 6-35 lists the memory-mapped registers for the DCSM_Z2_REGS registers. All register offset addresses not listed in **Table 6-35** should be considered as reserved locations and the register contents should not be modified.

Table 6-35. DCSM_Z2_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-------------------|---|------------------|---------|
| 0h | Z2_LINKPOINTER | Zone 2 Link Pointer | Go | |
| 2h | Z2_OTPSECLOCK | Zone 2 OTP Secure Lock | Go | |
| 6h | Z2_LINKPOINTERERR | Link Pointer Error | Go | |
| 8h | Z2_GPREG1 | Zone 2 General Purpose Register-1 | Go | |
| Ah | Z2_GPREG2 | Zone 2 General Purpose Register-2 | Go | |
| Ch | Z2_GPREG3 | Zone 2 General Purpose Register-3 | Go | |
| Eh | Z2_GPREG4 | Zone 2 General Purpose Register-4 | Go | |
| 10h | Z2_CSMKEY0 | Zone 2 CSM Key 0 | Go | |
| 12h | Z2_CSMKEY1 | Zone 2 CSM Key 1 | Go | |
| 14h | Z2_CSMKEY2 | Zone 2 CSM Key 2 | Go | |
| 16h | Z2_CSMKEY3 | Zone 2 CSM Key 3 | Go | |
| 18h | Z2_CR | Zone 2 CSM Control Register | Go | |
| 1Ah | Z2_GRABSECT1R | Zone 2 Grab Flash Status Register 1 | Go | |
| 1Ch | Z2_GRABSECT2R | Zone 2 Grab Flash Status Register 2 | Go | |
| 1Eh | Z2_GRABSECT3R | Zone 2 Grab Flash Status Register 3 | Go | |
| 20h | Z2_GRABRAM1R | Zone 2 Grab RAM Status Register 1 | Go | |
| 26h | Z2_EXEONLYSECT1R | Zone 2 Execute Only Flash Status Register 1 | Go | |
| 28h | Z2_EXEONLYSECT2R | Zone 2 Execute Only Flash Status Register 2 | Go | |
| 2Ah | Z2_EXEONLYRAM1R | Zone 2 Execute Only RAM Status Register 1 | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 6-36** shows the codes that are used for access types in this section.

Table 6-36. DCSM_Z2_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

6.9.3.1 Z2_LINKPOINTER Register (Offset = 0h) [Reset = FFFFC000h]

Z2_LINKPOINTER is shown in [Figure 6-33](#) and described in [Table 6-37](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer

Figure 6-33. Z2_LINKPOINTER Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | LINKPOINTER | | | | | | | | | | | | | | | | |
| R-0003FFFFh | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | | |

Table 6-37. Z2_LINKPOINTER Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-----------|---|
| 31-14 | RESERVED | R | 0003FFFFh | Reserved |
| 13-0 | LINKPOINTER | R | 0h | This is resolved Link-Pointer value which is generated by looking at the three physical Link-Pointer values loaded from OTP Reset type: SYSRSn |

6.9.3.2 Z2 OTPSECLOCK Register (Offset = 2h) [Reset = 00000001h]

Z2 OTPSECLOCK is shown in [Figure 6-34](#) and described in [Table 6-38](#).

Return to the [Summary Table](#).

Zone 2 OTP Secure Lock

Figure 6-34. Z2 OTPSECLOCK Register

| | | | | | | | | | | |
|----------|----|----|----|----------|----|----|----------|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
| RESERVED | | | | | | | | | | |
| R-0h | | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| RESERVED | | | | | | | | | | |
| R-0h | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| RESERVED | | | | CRCLOCK | | | | | | |
| R-0h | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PSWDLOCK | | | | RESERVED | | | JTAGLOCK | | | |
| R-0h | | | | | | | | | | |
| R-0h | | | | | | | | | | |

Table 6-38. Z2 OTPSECLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-8 | CRCLOCK | R | 0h | <p>Value in this field gets loaded from Z2_CRCLOCK[3:0] when a read is issued to address location of Z2_CRCLOCK in OTP.</p> <p>1111 : VCU has ability to calculate CRC on secure memories.</p> <p>Other Value : VCU doesn't have ability to calculate CRC on secure memories.</p> <p>Reset type: XRSn</p> |
| 7-4 | PSWDLOCK | R | 0h | <p>Value in this field gets loaded from Z2_PSWDLOCK[3:0] when a read is issued to address location of Z1_PSWDLOCK in OTP.</p> <p>1111 : CSM password locations in OTP are not protected and can be read from debugger as well as code running from anywhere.</p> <p>Other Value : CSM password locations in OTP are protected and can't be read without unlocking CSM of that zone.</p> <p>Reset type: XRSn</p> |
| 3-1 | RESERVED | R | 0h | Reserved |
| 0 | JTAGLOCK | R | 1h | <p>Reflects the state of the JTAGLOCK feature.</p> <p>0 : JTAG is not locked</p> <p>1 : JTAG is locked</p> <p>This bit is a copy of the Z1 OTPSECLOCK.JTAGLOCK bit.</p> <p>Reset type: PORSETN</p> |

6.9.3.3 Z2_LINKPOINTERERR Register (Offset = 6h) [Reset = 00000000h]

Z2_LINKPOINTERERR is shown in [Figure 6-35](#) and described in [Table 6-39](#).

Return to the [Summary Table](#).

Link Pointer Error

Figure 6-35. Z2_LINKPOINTERERR Register

| | | | | | | | | | | | | | | | |
|----------|-------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | Z2_LINKPOINTERERR | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |

Table 6-39. Z2_LINKPOINTERERR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------|------|-------|---|
| 31-14 | RESERVED | R-0 | 0h | Reserved |
| 13-0 | Z2_LINKPOINTERERR | R | 0h | These bits indicate errors during formation of the resolved Link-Pointer value after the three physical Link-Pointer values loaded of OTP in flash. 0 : No Error. Other : Error on bit positions which is set to 1. Reset type: SYSRSn |

6.9.3.4 Z2_GPREG1 Register (Offset = 8h) [Reset = 00000000h]

Z2_GPREG1 is shown in [Figure 6-36](#) and described in [Table 6-40](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-1

Figure 6-36. Z2_GPREG1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-40. Z2_GPREG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG1 | R | 0h | This field gets loaded with the contents of Z2OTP_GPREG1 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn |

6.9.3.5 Z2_GPREG2 Register (Offset = Ah) [Reset = 00000000h]

Z2_GPREG2 is shown in [Figure 6-37](#) and described in [Table 6-41](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-2

Figure 6-37. Z2_GPREG2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-41. Z2_GPREG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG2 | R | 0h | This field gets loaded with the contents of Z2OTP_GPREG2 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn |

6.9.3.6 Z2_GPREG3 Register (Offset = Ch) [Reset = 00000000h]

Z2_GPREG3 is shown in [Figure 6-38](#) and described in [Table 6-42](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-3

Figure 6-38. Z2_GPREG3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-42. Z2_GPREG3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG3 | R | 0h | This field gets loaded with the contents of Z2OTP_GPREG3 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn |

6.9.3.7 Z2_GPREG4 Register (Offset = Eh) [Reset = 00000000h]

Z2_GPREG4 is shown in [Figure 6-39](#) and described in [Table 6-43](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-4

Figure 6-39. Z2_GPREG4 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPREG4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-43. Z2_GPREG4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | GPREG4 | R | 0h | This field gets loaded with the contents of Z2OTP_GPREG4 locations in Zone-2-USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone-2 Reset type: SYSRSn |

6.9.3.8 Z2_CSMKEY0 Register (Offset = 10h) [Reset = 00000000h]

Z2_CSMKEY0 is shown in [Figure 6-40](#) and described in [Table 6-44](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 0

Figure 6-40. Z2_CSMKEY0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2_CSMKEY0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-44. Z2_CSMKEY0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-0 | Z2_CSMKEY0 | R/W | 0h | To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD0, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.3.9 Z2_CSMKEY1 Register (Offset = 12h) [Reset = 00000000h]

Z2_CSMKEY1 is shown in [Figure 6-41](#) and described in [Table 6-45](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 1

Figure 6-41. Z2_CSMKEY1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2_CSMKEY1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-45. Z2_CSMKEY1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-0 | Z2_CSMKEY1 | R/W | 0h | To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD1, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.3.10 Z2_CSMKEY2 Register (Offset = 14h) [Reset = 00000000h]

Z2_CSMKEY2 is shown in [Figure 6-42](#) and described in [Table 6-46](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 2

Figure 6-42. Z2_CSMKEY2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2_CSMKEY2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-46. Z2_CSMKEY2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-0 | Z2_CSMKEY2 | R/W | 0h | To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD2, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.3.11 Z2_CSMKEY3 Register (Offset = 16h) [Reset = 00000000h]

Z2_CSMKEY3 is shown in [Figure 6-43](#) and described in [Table 6-47](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 3

Figure 6-43. Z2_CSMKEY3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2_CSMKEY3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-47. Z2_CSMKEY3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-0 | Z2_CSMKEY3 | R/W | 0h | To unlock Zone2, user needs to write this register with exact value as Z2_CSMPWD3, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn |

6.9.3.12 Z2_CR Register (Offset = 18h) [Reset = 00080000h]

Z2_CR is shown in [Figure 6-44](#) and described in [Table 6-48](#).

Return to the [Summary Table](#).

Zone 2 CSM Control Register

Figure 6-44. Z2_CR Register

| | | | | | | | |
|----------|----------|----------|--------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| FORCESEC | RESERVED | | | | | | |
| R-0/W-0h | R-0h | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | ARMED | UNSECURE | ALLONE | ALLZERO | RESERVED | | |
| R-0h | R-0h | R-0h | R-0h | R-1h | R-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | | | | R-0h | R-0h | R-0h | R-0h |

Table 6-48. Z2_CR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|---|
| 31 | FORCESEC | R-0/W | 0h | A write of '1' to this bit clears the CSMKEY registers. If writing to this bit after performing an update of the security passwords, it is advised to immediately perform a dummy load of the passwords by initiating a read of the passwords from their flash locations. Reset type: SYSRSn |
| 30-24 | RESERVED | R | 0h | Reserved |
| 23 | RESERVED | R | 0h | Reserved |
| 22 | ARMED | R | 0h | 0 : Dummy read to CSM Password locations in OTP hasn't been performed. 1 : Dummy read to CSM Password locations in OTP has been performed. Reset type: SYSRSn |
| 21 | UNSECURE | R | 0h | Indicates the state of Zone. 0 : Zone is in lock(secure) state. 1 : Zone is in unlock(unsecure) state. Reset type: SYSRSn |
| 20 | ALLONE | R | 0h | Indicates the state of CSM passwords. 0 : Zone CSM Passwords are not all ones. 1 : Zone CSM Passwords are all ones. Reset type: SYSRSn |
| 19 | ALLZERO | R | 1h | Indicates the state of CSM passwords. 0 : CSM Passwords are not all zeros. 1 : CSM Passwords are all zero and device is permanently locked. Reset type: SYSRSn |
| 18-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |

Table 6-48. Z2_CR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 0 | RESERVED | R | 0h | Reserved |

6.9.3.13 Z2_GRABSECT1R Register (Offset = 1Ah) [Reset = 00000000h]

Z2_GRABSECT1R is shown in [Figure 6-45](#) and described in [Table 6-49](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 1

Figure 6-45. Z2_GRABSECT1R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|----|-------------|----|-------------|----|-------------|----|
| GRAB_SECT15 | | GRAB_SECT14 | | GRAB_SECT13 | | GRAB_SECT12 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GRAB_SECT11 | | GRAB_SECT10 | | GRAB_SECT9 | | GRAB_SECT8 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_SECT7 | | GRAB_SECT6 | | GRAB_SECT5 | | GRAB_SECT4 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRAB_SECT3 | | GRAB_SECT2 | | GRAB_SECT1 | | GRAB_SECT0 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-49. Z2_GRABSECT1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-30 | GRAB_SECT15 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 29-28 | GRAB_SECT14 | R | 0h | Value in this field gets loaded from Z2_GRABSECT1[29:28] when a read is issued to address location of Z2_GRABSECT1 in OTP. 00 : Invalid. Bank 0 Flash Sector 14 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 14 to Zone2. 10 : No request for Bank 0 Flash Sector 14 11 : No request for Bank 0 Flash Sector 14 when this zone is UNLOCKED. Else Bank 0 Flash Sector 14 is inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 27-26 | GRAB_SECT13 | R | 0h | Value in this field gets loaded from Z2_GRABSECT1[27:26] when a read is issued to address location of Z2_GRABSECT1 in OTP. 00 : Invalid. Bank 0 Flash Sector 13 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 13 to Zone2. 10 : No request for Bank 0 Flash Sector 13 11 : No request for Bank 0 Flash Sector 13 when this zone is UNLOCKED. Else Bank 0 Flash Sector 13 is inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-49. Z2_GRABSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|---|
| 25-24 | GRAB_SECT12 | R | 0h | <p>Value in this field gets loaded from Z2_GRABSECT1[25:24] when a read is issued to address location of Z2_GRABSECT1 in OTP.</p> <p>00 : Invalid. Bank 0 Flash Sector 12 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 12 to Zone2. 10 : No request for Bank 0 Flash Sector 12 11 : No request for Bank 0 Flash Sector 12 when this zone is UNLOCKED. Else Bank 0 Flash Sector 12 is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 23-22 | GRAB_SECT11 | R | 0h | <p>Value in this field gets loaded from Z2_GRABSECT1[23:22] when a read is issued to address location of Z2_GRABSECT1 in OTP.</p> <p>00 : Invalid. Bank 0 Flash Sector 11 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 11 to Zone2. 10 : No request for Bank 0 Flash Sector 11 11 : No request for Bank 0 Flash Sector 11 when this zone is UNLOCKED. Else Bank 0 Flash Sector 11 is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 21-20 | GRAB_SECT10 | R | 0h | <p>Value in this field gets loaded from Z2_GRABSECT1[21:20] when a read is issued to address location of Z2_GRABSECT1 in OTP.</p> <p>00 : Invalid. Bank 0 Flash Sector 10 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 10 to Zone2. 10 : No request for Bank 0 Flash Sector 10 11 : No request for Bank 0 Flash Sector 10 when this zone is UNLOCKED. Else Bank 0 Flash Sector 10 is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 19-18 | GRAB_SECT9 | R | 0h | <p>Value in this field gets loaded from Z2_GRABSECT1[19:18] when a read is issued to address location of Z2_GRABSECT1 in OTP.</p> <p>00 : Invalid. Bank 0 Flash Sector 9 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 9 to Zone2. 10 : No request for Bank 0 Flash Sector 9 11 : No request for Bank 0 Flash Sector 9 when this zone is UNLOCKED. Else Bank 0 Flash Sector 9 is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 17-16 | GRAB_SECT8 | R | 0h | <p>Value in this field gets loaded from Z2_GRABSECT1[17:16] when a read is issued to address location of Z2_GRABSECT1 in OTP.</p> <p>00 : Invalid. Bank 0 Flash Sector 8 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 8 to Zone2. 10 : No request for Bank 0 Flash Sector 8 11 : No request for Bank 0 Flash Sector 8 when this zone is UNLOCKED. Else Bank 0 Flash Sector 8 is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 15-14 | GRAB_SECT7 | R | 0h | <p>Value in this field gets loaded from Z2_GRABSECT1[15:14] when a read is issued to address location of Z2_GRABSECT1 in OTP.</p> <p>00 : Invalid. Bank 0 Flash Sector 7 is inaccessible. 01 : Request to allocate Bank 0 Flash Sector 7 to Zone2. 10 : No request for Bank 0 Flash Sector 7 11 : No request for Bank 0 Flash Sector 7 when this zone is UNLOCKED. Else Bank 0 Flash Sector 7 is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

Table 6-49. Z2_GRABSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 13-12 | GRAB_SECT6 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 11-10 | GRAB_SECT5 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 9-8 | GRAB_SECT4 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 7-6 | GRAB_SECT3 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 5-4 | GRAB_SECT2 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 3-2 | GRAB_SECT1 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-49. Z2_GRABSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 1-0 | GRAB_SECT0 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible.</p> <p>01 : Request to allocate these sectors to Zone2.</p> <p>10 : No request for these sectors.</p> <p>11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

6.9.3.14 Z2_GRABSECT2R Register (Offset = 1Ch) [Reset = 00000000h]

Z2_GRABSECT2R is shown in [Figure 6-46](#) and described in [Table 6-50](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 2

Figure 6-46. Z2_GRABSECT2R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|----|-------------|----|-------------|----|-------------|----|
| GRAB_SECT31 | | GRAB_SECT30 | | GRAB_SECT29 | | GRAB_SECT28 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GRAB_SECT27 | | GRAB_SECT26 | | GRAB_SECT25 | | GRAB_SECT24 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_SECT23 | | GRAB_SECT22 | | GRAB_SECT21 | | GRAB_SECT20 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRAB_SECT19 | | GRAB_SECT18 | | GRAB_SECT17 | | GRAB_SECT16 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-50. Z2_GRABSECT2R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-30 | GRAB_SECT31 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 29-28 | GRAB_SECT30 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 27-26 | GRAB_SECT29 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-50. Z2_GRABSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 25-24 | GRAB_SECT28 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 23-22 | GRAB_SECT27 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 21-20 | GRAB_SECT26 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 19-18 | GRAB_SECT25 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 17-16 | GRAB_SECT24 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 15-14 | GRAB_SECT23 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-50. Z2_GRABSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 13-12 | GRAB_SECT22 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 11-10 | GRAB_SECT21 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 9-8 | GRAB_SECT20 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 7-6 | GRAB_SECT19 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 5-4 | GRAB_SECT18 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 3-2 | GRAB_SECT17 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-50. Z2_GRABSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|---|
| 1-0 | GRAB_SECT16 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible.</p> <p>01 : Request to allocate these sectors to Zone2.</p> <p>10 : No request for these sectors.</p> <p>11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

6.9.3.15 Z2_GRABSECT3R Register (Offset = 1Eh) [Reset = 00000000h]

Z2_GRABSECT3R is shown in [Figure 6-47](#) and described in [Table 6-51](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 3

Figure 6-47. Z2_GRABSECT3R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------------------|----|------------------|----|------------------|----|-----------------|----|
| GRAB_SECT127_120 | | GRAB_SECT119_112 | | GRAB_SECT111_104 | | GRAB_SECT103_96 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GRAB_SECT95_88 | | GRAB_SECT87_80 | | GRAB_SECT79_72 | | GRAB_SECT71_64 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_SECT63_56 | | GRAB_SECT55_48 | | GRAB_SECT47_40 | | GRAB_SECT39_32 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-51. Z2_GRABSECT3R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------------|------|-------|--|
| 31-30 | GRAB_SECT127_120 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 29-28 | GRAB_SECT119_112 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 27-26 | GRAB_SECT111_104 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |

Table 6-51. Z2_GRABSECT3R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-----------------|------|-------|---|
| 25-24 | GRAB_SECT103_96 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 23-22 | GRAB_SECT95_88 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 21-20 | GRAB_SECT87_80 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 19-18 | GRAB_SECT79_72 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 17-16 | GRAB_SECT71_64 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 15-14 | GRAB_SECT63_56 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector.</p> <p>00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

Table 6-51. Z2_GRABSECT3R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|--|
| 13-12 | GRAB_SECT55_48 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 11-10 | GRAB_SECT47_40 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 9-8 | GRAB_SECT39_32 | R | 0h | Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-4 | RESERVED | R | 0h | Reserved |
| 3-2 | RESERVED | R | 0h | Reserved |
| 1-0 | RESERVED | R | 0h | Reserved |

6.9.3.16 Z2_GRABRAM1R Register (Offset = 20h) [Reset = 00000000h]

Z2_GRABRAM1R is shown in [Figure 6-48](#) and described in [Table 6-52](#).

Return to the [Summary Table](#).

Zone 2 Grab RAM Status Register 1

Figure 6-48. Z2_GRABRAM1R Register

| | | | | | | | |
|-----------|----|-----------|----|-----------|----|-----------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GRAB_RAM7 | | GRAB_RAM6 | | GRAB_RAM5 | | GRAB_RAM4 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GRAB_RAM3 | | GRAB_RAM2 | | GRAB_RAM1 | | GRAB_RAM0 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-52. Z2_GRABRAM1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-14 | GRAB_RAM7 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 13-12 | GRAB_RAM6 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 11-10 | GRAB_RAM5 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

Table 6-52. Z2_GRABRAM1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|---|
| 9-8 | GRAB_RAM4 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 7-6 | GRAB_RAM3 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 5-4 | GRAB_RAM2 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 3-2 | GRAB_RAM1 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |
| 1-0 | GRAB_RAM0 | R | 0h | <p>Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABRAM1 in the SECURITY sector.</p> <p>00 : Invalid. This section of RAM is inaccessible. 01 : Request to allocate this section of RAM to Zone2 10 : No request for this section of RAM 11 : No request for this section of RAM when this zone is UNLOCKED. This section of RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p> |

6.9.3.17 Z2_EXEONLYSECT1R Register (Offset = 26h) [Reset = 00000000h]

Z2_EXEONLYSECT1R is shown in Figure 6-49 and described in Table 6-53.

Return to the [Summary Table](#).

Zone 2 Execute Only Flash Status Register 1

Figure 6-49. Z2_EXEONLYSECT1R Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| EXEONLY_SE CT31 | EXEONLY_SE CT30 | EXEONLY_SE CT29 | EXEONLY_SE CT28 | EXEONLY_SE CT27 | EXEONLY_SE CT26 | EXEONLY_SE CT25 | EXEONLY_SE CT24 |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| EXEONLY_SE CT23 | EXEONLY_SE CT22 | EXEONLY_SE CT21 | EXEONLY_SE CT20 | EXEONLY_SE CT19 | EXEONLY_SE CT18 | EXEONLY_SE CT17 | EXEONLY_SE CT16 |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EXEONLY_SE CT15 | EXEONLY_SE CT14 | EXEONLY_SE CT13 | EXEONLY_SE CT12 | EXEONLY_SE CT11 | EXEONLY_SE CT10 | EXEONLY_SE CT9 | EXEONLY_SE CT8 |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXEONLY_SE CT7 | EXEONLY_SE CT6 | EXEONLY_SE CT5 | EXEONLY_SE CT4 | EXEONLY_SE CT3 | EXEONLY_SE CT2 | EXEONLY_SE CT1 | EXEONLY_SE CT0 |
| R-0h |

Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------------|------|-------|---|
| 31 | EXEONLY_SECT31 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 30 | EXEONLY_SECT30 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 29 | EXEONLY_SECT29 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|----------------|-------------|--------------|---|
| 28 | EXEONLY_SECT28 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 27 | EXEONLY_SECT27 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 26 | EXEONLY_SECT26 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 25 | EXEONLY_SECT25 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 24 | EXEONLY_SECT24 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 23 | EXEONLY_SECT23 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 22 | EXEONLY_SECT22 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------------|------|-------|---|
| 21 | EXEONLY_SECT21 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 20 | EXEONLY_SECT20 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 19 | EXEONLY_SECT19 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 18 | EXEONLY_SECT18 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 17 | EXEONLY_SECT17 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 16 | EXEONLY_SECT16 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 15 | EXEONLY_SECT15 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|----------------|-------------|--------------|--|
| 14 | EXEONLY_SECT14 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |
| 13 | EXEONLY_SECT13 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |
| 12 | EXEONLY_SECT12 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |
| 11 | EXEONLY_SECT11 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |
| 10 | EXEONLY_SECT10 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |
| 9 | EXEONLY_SECT9 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |
| 8 | EXEONLY_SECT8 | R | 0h | Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2) Reset type: SYSRSn |

Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|-------|---|
| 7 | EXEONLY_SECT7 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 6 | EXEONLY_SECT6 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 5 | EXEONLY_SECT5 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 4 | EXEONLY_SECT4 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 3 | EXEONLY_SECT3 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 2 | EXEONLY_SECT2 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 1 | EXEONLY_SECT1 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-53. Z2_EXEONLYSECT1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|---|
| 0 | EXEONLY_SECT0 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if it is allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

6.9.3.18 Z2_EXEONLYSECT2R Register (Offset = 28h) [Reset = 00000000h]

Z2_EXEONLYSECT2R is shown in Figure 6-50 and described in Table 6-54.

Return to the [Summary Table](#).

Zone 2 Execute Only Flash Status Register 2

Figure 6-50. Z2_EXEONLYSECT2R Register

| | | | | | | | |
|-------------------------|-------------------------|-------------------------|------------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EXEONLY_SE CT127_120 | EXEONLY_SE CT119_112 | EXEONLY_SE CT111_104 | EXEONLY_SE CT103_96 | EXEONLY_SE CT95_88 | EXEONLY_SE CT87_80 | EXEONLY_SE CT79_72 | EXEONLY_SE CT71_64 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXEONLY_SE CT63_56 | EXEONLY_SE CT55_48 | EXEONLY_SE CT47_40 | EXEONLY_SE CT39_32 | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 6-54. Z2_EXEONLYSECT2R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | EXEONLY_SECT127_120 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 14 | EXEONLY_SECT119_112 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 13 | EXEONLY_SECT111_104 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2)</p> <p>1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-54. Z2_EXEONLYSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------------|-------------|--------------|---|
| 12 | EXEONLY_SECT103_96 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 11 | EXEONLY_SECT95_88 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 10 | EXEONLY_SECT87_80 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 9 | EXEONLY_SECT79_72 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 8 | EXEONLY_SECT71_64 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 7 | EXEONLY_SECT63_56 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 6 | EXEONLY_SECT55_48 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-54. Z2_EXEONLYSECT2R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------------------|------|-------|---|
| 5 | EXEONLY_SECT47_40 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 4 | EXEONLY_SECT39_32 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

6.9.3.19 Z2_EXEONLYRAM1R Register (Offset = 2Ah) [Reset = 00000000h]

Z2_EXEONLYRAM1R is shown in Figure 6-51 and described in Table 6-55.

Return to the [Summary Table](#).

Zone 2 Execute Only RAM Status Register 1

Figure 6-51. Z2_EXEONLYRAM1R Register

| | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXEONLY_RA M7 | EXEONLY_RA M6 | EXEONLY_RA M5 | EXEONLY_RA M4 | EXEONLY_RA M3 | EXEONLY_RA M2 | EXEONLY_RA M1 | EXEONLY_RA M0 |
| R-0h |

Table 6-55. Z2_EXEONLYRAM1R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|--|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7 | EXEONLY_RAM7 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 6 | EXEONLY_RAM6 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 5 | EXEONLY_RAM5 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

Table 6-55. Z2_EXEONLYRAM1R Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|--|
| 4 | EXEONLY_RAM4 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 3 | EXEONLY_RAM3 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 2 | EXEONLY_RAM2 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 1 | EXEONLY_RAM1 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |
| 0 | EXEONLY_RAM0 | R | 0h | <p>Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYRAM1 address location in the SECURITY sector.</p> <p>0 : Execute-Only protection is enabled for this section of RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for this section of RAM (only if it's allocated to Zone2)</p> <p>Reset type: SYSRSn</p> |

6.9.4 DCSM_COMMON_REGS Registers

Table 6-56 lists the memory-mapped registers for the DCSM_COMMON_REGS registers. All register offset addresses not listed in **Table 6-56** should be considered as reserved locations and the register contents should not be modified.

Table 6-56. DCSM_COMMON_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|-----------------------------------|------------------|---------|
| 0h | FLSEM | Flash Wrapper Semaphore Register | EALLOW | Go |
| 8h | SECTSTAT1 | Flash Sectors Status Register 1 | | Go |
| Ah | SECTSTAT2 | Flash Sectors Status Register 2 | | Go |
| Ch | SECTSTAT3 | Flash Sectors Status Register 3 | | Go |
| 10h | RAMSTAT1 | RAM Status Register 1 | | Go |
| 18h | SECERRSTAT | Security Error Status Register | | Go |
| 1Ah | SECERRCLR | Security Error Clear Register | | Go |
| 1Ch | SECERRFRC | Security Error Force Register | | Go |
| 1Eh | DENYCODE | Flash Authorization Denial Code | | Go |
| 20h | RAMOPENSTAT | RAM Security Open Status Register | | Go |
| 22h | RAMOPENFRC | RAM Security Open Force Register | EALLOW | Go |
| 24h | RAMOPENCLR | RAM Security Open Clear Register | EALLOW | Go |
| 26h | RAMOPENLOCK | RAMOPEN Lock Register | EALLOW | Go |
| 28h | UID_UNIQUE_31_0 | Unique Identification Number Low | | Go |
| 2Ah | UID_UNIQUE_63_32 | Unique Identification Number High | | Go |
| 2Ch | PARTIDH | Part Identification High Register | | Go |

Complex bit access types are encoded to fit into small table cells. **Table 6-57** shows the codes that are used for access types in this section.

Table 6-57. DCSM_COMMON_REGS Access Type Codes

| Access Type | Code | Description |
|-------------------------------|-----------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| WOnce | W Once | Write Write once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

6.9.4.1 FLSEM Register (Offset = 0h) [Reset = 00000000h]

FLSEM is shown in [Figure 6-52](#) and described in [Table 6-58](#).

Return to the [Summary Table](#).

Flash Wrapper Semaphore Register

Figure 6-52. FLSEM Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| KEY | | | | | | | | RESERVED | | | | | | | |
| R-0/W-0h | | | | | | | | R-0h | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | |

Table 6-58. FLSEM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-8 | KEY | R-0/W | 0h | Writing a value 0xA5 into this field will allow the writing of the SEM bits, else writes are ignored. Reads will return 0. Reset type: SYSRSn |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1-0 | SEM | R/W | 0h | 00 : Flash Wrapper registers can be written by code running from anywhere without any restriction. 01 : Flash Wrapper registers can be written by code running from Zone1 security zone. 10 : Flash Wrapper registers can be written by code running from Zone2 security zone 11 : Flash Wrapper registers can be written by code running from anywhere without any restriction Allowed State Transitions in this field. 00 TO 11 : Not allowed. 11 TO 00 : Not allowed. 00/11 TO 01 : Code running from Zone1 only can perform this transition. 01 TO 00/11 : Code running from Zone1 only can perform this transition. 00/11 TO 10 : Code running from Zone2 only can perform this transition. 10 TO 00/11 : Code running from Zone2 can perform this transition 10 TO 01 : Not allowed. 01 TO 10 : Not allowed. Reset type: SYSRSn |

6.9.4.2 SECTSTAT1 Register (Offset = 8h) [Reset = 00000000h]

SECTSTAT1 is shown in Figure 6-53 and described in Table 6-59.

Return to the [Summary Table](#).

Flash Sectors Status Register 1

Figure 6-53. SECTSTAT1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|---------------|----|---------------|----|---------------|----|---------------|----|
| STATUS_SECT15 | | STATUS_SECT14 | | STATUS_SECT13 | | STATUS_SECT12 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| STATUS_SECT11 | | STATUS_SECT10 | | STATUS_SECT9 | | STATUS_SECT8 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| STATUS_SECT7 | | STATUS_SECT6 | | STATUS_SECT5 | | STATUS_SECT4 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STATUS_SECT3 | | STATUS_SECT2 | | STATUS_SECT1 | | STATUS_SECT0 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-59. SECTSTAT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|--|
| 31-30 | STATUS_SECT15 | R | 0h | Reflects the status of flash sector 15. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 29-28 | STATUS_SECT14 | R | 0h | Reflects the status of flash sector 14. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 27-26 | STATUS_SECT13 | R | 0h | Reflects the status of flash sector 13. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 25-24 | STATUS_SECT12 | R | 0h | Reflects the status of flash sector 12. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

Table 6-59. SECTSTAT1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|--|
| 23-22 | STATUS_SECT11 | R | 0h | Reflects the status of flash sector 11. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 21-20 | STATUS_SECT10 | R | 0h | Reflects the status of flash sector 10. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 19-18 | STATUS_SECT9 | R | 0h | Reflects the status of flash sector 9. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 17-16 | STATUS_SECT8 | R | 0h | Reflects the status of flash sector 8. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 15-14 | STATUS_SECT7 | R | 0h | Reflects the status of flash sector 7. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 13-12 | STATUS_SECT6 | R | 0h | Reflects the status of flash sector 6. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 11-10 | STATUS_SECT5 | R | 0h | Reflects the status of flash sector 5. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 9-8 | STATUS_SECT4 | R | 0h | Reflects the status of flash sector 4. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

Table 6-59. SECTSTAT1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 7-6 | STATUS_SECT3 | R | 0h | Reflects the status of flash sector 3. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 5-4 | STATUS_SECT2 | R | 0h | Reflects the status of flash sector 2. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 3-2 | STATUS_SECT1 | R | 0h | Reflects the status of flash sector 1. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 1-0 | STATUS_SECT0 | R | 0h | Reflects the status of flash sector 0. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

6.9.4.3 SECTSTAT2 Register (Offset = Ah) [Reset = 00000000h]

SECTSTAT2 is shown in Figure 6-54 and described in Table 6-60.

Return to the [Summary Table](#).

Flash Sectors Status Register 2

Figure 6-54. SECTSTAT2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|---------------|----|---------------|----|---------------|----|---------------|----|
| STATUS_SECT31 | | STATUS_SECT30 | | STATUS_SECT29 | | STATUS_SECT28 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| STATUS_SECT27 | | STATUS_SECT26 | | STATUS_SECT25 | | STATUS_SECT24 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| STATUS_SECT23 | | STATUS_SECT22 | | STATUS_SECT21 | | STATUS_SECT20 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STATUS_SECT19 | | STATUS_SECT18 | | STATUS_SECT17 | | STATUS_SECT16 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-60. SECTSTAT2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|--|
| 31-30 | STATUS_SECT31 | R | 0h | Reflects the status of flash sector 31. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 29-28 | STATUS_SECT30 | R | 0h | Reflects the status of flash sector 30. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 27-26 | STATUS_SECT29 | R | 0h | Reflects the status of flash sector 29. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 25-24 | STATUS_SECT28 | R | 0h | Reflects the status of flash sector 28. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

Table 6-60. SECTSTAT2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|--|
| 23-22 | STATUS_SECT27 | R | 0h | Reflects the status of flash sector 27. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 21-20 | STATUS_SECT26 | R | 0h | Reflects the status of flash sector 26. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 19-18 | STATUS_SECT25 | R | 0h | Reflects the status of flash sector 25. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 17-16 | STATUS_SECT24 | R | 0h | Reflects the status of flash sector 24. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 15-14 | STATUS_SECT23 | R | 0h | Reflects the status of flash sector 23. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 13-12 | STATUS_SECT22 | R | 0h | Reflects the status of flash sector 22. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 11-10 | STATUS_SECT21 | R | 0h | Reflects the status of flash sector 21. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 9-8 | STATUS_SECT20 | R | 0h | Reflects the status of flash sector 20. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

Table 6-60. SECTSTAT2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|--|
| 7-6 | STATUS_SECT19 | R | 0h | Reflects the status of flash sector 19. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 5-4 | STATUS_SECT18 | R | 0h | Reflects the status of flash sector 18. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 3-2 | STATUS_SECT17 | R | 0h | Reflects the status of flash sector 17. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 1-0 | STATUS_SECT16 | R | 0h | Reflects the status of flash sector 16. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

6.9.4.4 SECTSTAT3 Register (Offset = Ch) [Reset = 00000000h]

SECTSTAT3 is shown in Figure 6-55 and described in Table 6-61.

Return to the [Summary Table](#).

Flash Sectors Status Register 3

Figure 6-55. SECTSTAT3 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------------|----|--------------------|----|--------------------|----|-------------------|----|
| STATUS_SECT127_120 | | STATUS_SECT119_112 | | STATUS_SECT111_104 | | STATUS_SECT103_96 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| STATUS_SECT95_88 | | STATUS_SECT87_80 | | STATUS_SECT79_72 | | STATUS_SECT71_64 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| STATUS_SECT63_56 | | STATUS_SECT55_48 | | STATUS_SECT47_40 | | STATUS_SECT39_32 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R-0-0h | | R-0-0h | | R-0-0h | | R-0-0h | |

Table 6-61. SECTSTAT3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------------|------|-------|--|
| 31-30 | STATUS_SECT127_120 | R | 0h | Reflects the status of flash sectors 127-120. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 29-28 | STATUS_SECT119_112 | R | 0h | Reflects the status of flash sectors 119-112. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 27-26 | STATUS_SECT111_104 | R | 0h | Reflects the status of flash sectors 111-104. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 25-24 | STATUS_SECT103_96 | R | 0h | Reflects the status of flash sectors 103-96. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

Table 6-61. SECTSTAT3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|------------------|------|-------|--|
| 23-22 | STATUS_SECT95_88 | R | 0h | Reflects the status of flash sectors 95-88. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 21-20 | STATUS_SECT87_80 | R | 0h | Reflects the status of flash sectors 87-80. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 19-18 | STATUS_SECT79_72 | R | 0h | Reflects the status of flash sectors 79-72. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 17-16 | STATUS_SECT71_64 | R | 0h | Reflects the status of flash sectors 71-64. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 15-14 | STATUS_SECT63_56 | R | 0h | Reflects the status of flash sectors 63-56. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 13-12 | STATUS_SECT55_48 | R | 0h | Reflects the status of flash sectors 55-48. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 11-10 | STATUS_SECT47_40 | R | 0h | Reflects the status of flash sectors 47-40. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 9-8 | STATUS_SECT39_32 | R | 0h | Reflects the status of flash sectors 39-32. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 7-6 | RESERVED | R-0 | 0h | Reserved |
| 5-4 | RESERVED | R-0 | 0h | Reserved |
| 3-2 | RESERVED | R-0 | 0h | Reserved |

Table 6-61. SECTSTAT3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 1-0 | RESERVED | R-0 | 0h | Reserved |

6.9.4.5 RAMSTAT1 Register (Offset = 10h) [Reset = 00000000h]

RAMSTAT1 is shown in [Figure 6-56](#) and described in [Table 6-62](#).

Return to the [Summary Table](#).

RAM Status Register 1

Figure 6-56. RAMSTAT1 Register

| | | | | | | | |
|-------------|----|-------------|----|-------------|----|-------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| STATUS_RAM7 | | STATUS_RAM6 | | STATUS_RAM5 | | STATUS_RAM4 | |
| R-0h | | R-0h | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STATUS_RAM3 | | STATUS_RAM2 | | STATUS_RAM1 | | STATUS_RAM0 | |
| R-0h | | R-0h | | R-0h | | R-0h | |

Table 6-62. RAMSTAT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-14 | STATUS_RAM7 | R | 0h | Reflects the status Section D of LS1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 13-12 | STATUS_RAM6 | R | 0h | Reflects the status Section C of LS1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 11-10 | STATUS_RAM5 | R | 0h | Reflects the status Section B of LS1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 9-8 | STATUS_RAM4 | R | 0h | Reflects the status Section A of LS1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

Table 6-62. RAMSTAT1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 7-6 | STATUS_RAM3 | R | 0h | Reflects the status Section D of LS0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 5-4 | STATUS_RAM2 | R | 0h | Reflects the status Section C of LS0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 3-2 | STATUS_RAM1 | R | 0h | Reflects the status Section B of LS0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |
| 1-0 | STATUS_RAM0 | R | 0h | Reflects the status Section A of LS0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn |

6.9.4.6 SECERRSTAT Register (Offset = 18h) [Reset = 00000000h]

SECERRSTAT is shown in [Figure 6-57](#) and described in [Table 6-63](#).

Return to the [Summary Table](#).

Security Error Status Register

Figure 6-57. SECERRSTAT Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | ERR |
| R-0-0h | | | | | | | | | | | | | | | R-0h |

Table 6-63. SECERRSTAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERR | R | 0h | This bit indicates if any error has occurred in the load of any security configuration from USER-OTP. 0: No error has occurred in the load of security information from USER-OTP 1: Error has occurred in the load of security information from USER-OTP Reset type: PORRESETn |

6.9.4.7 SECERRCLR Register (Offset = 1Ah) [Reset = 00000000h]

SECERRCLR is shown in [Figure 6-58](#) and described in [Table 6-64](#).

Return to the [Summary Table](#).

Security Error Clear Register

Figure 6-58. SECERRCLR Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | ERR |
| R-0-0h | | | | | | | | | | | | | | | R-0/ W1S-0 h |

Table 6-64. SECERRCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERR | R-0/W1S | 0h | A write of '1' clears the SECERRSTST.ERR bit. Write of '0' is ignored. This bit always reads back '0'. Reset type: N/A |

6.9.4.8 SECERRFRC Register (Offset = 1Ch) [Reset = 00000000h]

SECERRFRC is shown in [Figure 6-59](#) and described in [Table 6-65](#).

Return to the [Summary Table](#).

Security Error Force Register

Figure 6-59. SECERRFRC Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | | | | | | | | | |
| R-0/W-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | ERR |
| R-0-0h | | | | | | | | | | | | | | | R-0/ W1S-0 h |

Table 6-65. SECERRFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | KEY | R-0/W | 0h | In order to write to the ERR bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every write to ERR. Reads will return 0. Reset type: N/A |
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ERR | R-0/W1S | 0h | A write of '1', along with the proper KEY, sets the SECERRSTST.ERR bit. Write of '0' is ignored. This bit always reads back '0'. Reset type: N/A |

6.9.4.9 DENYCODE Register (Offset = 1Eh) [Reset = 00000000h]

DENYCODE is shown in Figure 6-60 and described in Table 6-66.

Return to the [Summary Table](#).

Flash Authorization Denial Code

Figure 6-60. DENYCODE Register

| | | | | | | | |
|----------|--------|-----------|----------|----------|---------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ILLSIZE | ILLCMD | ILLMODECH | ILLRDVER | ILLERASE | ILLPROG | ILLADDR | BLOCKED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 6-66. DENYCODE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 31-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | ILLSIZE | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because an illegal command size was requested. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal command size 1 : Flash operation was stopped due to an illegal command size Reset type: SYSRSn |
| 6 | ILLCMD | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because an illegal command type was requested. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal command type 1 : Flash operation was stopped due to an illegal command type Reset type: SYSRSn |
| 5 | ILLMODECH | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because a mode change command tried to move it into a reserved mode. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal mode change 1 : Flash operation was stopped due to an illegal mode change Reset type: SYSRSn |
| 4 | ILLRDVER | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because a read verify command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal read verify address 1 : Flash operation was stopped due to an illegal read verify address Reset type: SYSRSn |

Table 6-66. DENYCODE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 3 | ILLERASE | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because an erase command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal erase address 1 : Flash operation was stopped due to an illegal erase address Reset type: SYSRSn |
| 2 | ILLPROG | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because a programming command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal programming address 1 : Flash operation was stopped due to an illegal programming address Reset type: SYSRSn |
| 1 | ILLADDR | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because the command provided contained a non-flash address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to a non-flash address 1 : Flash operation was stopped due to a non-flash address Reset type: SYSRSn |
| 0 | BLOCKED | R | 0h | This bit indicates the DCSM stopped a Flash Controller operation because the DCSM was in the BLOCKED state. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to the BLOCKED state 1 : Flash operation was stopped due to the BLOCKED state Reset type: SYSRSn |

6.9.4.10 RAMOPENSTAT Register (Offset = 20h) [Reset = 00000000h]

RAMOPENSTAT is shown in [Figure 6-61](#) and described in [Table 6-67](#).

Return to the [Summary Table](#).

32.0

Figure 6-61. RAMOPENSTAT Register

| | | | | | | | |
|----------|----|----|----|----|----|----|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | RAMOPEN |
| R-0-0h | | | | | | | |

Table 6-67. RAMOPENSTAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | RAMOPEN | R | 0h | <p>Status of RAM Security after device initialization phase 0 : Normal RAM security rule applies 1: All secured RAMs have become unsecured This bit can be set by the user by writing to the RAMOPENFRC.SET bit.</p> <p>Notes:</p> <ul style="list-style-type: none"> 1. When this bit is set, previous content gets wiped out by hardware. The RAM data gets initialized with 0x0 data with matching parity/ECC. 2. This bit can be set only after RAMINIT is over for all the secured RAMs. This bit can be polled by the user to check completeness of the 'RAM Open' request. 3. While RAMINIT is going on, any access to secured RAMs will get stalled 4. After this bit is set, C28x execution from flash is not allowed <p>Reset type: PORRESETn</p> |

6.9.4.11 RAMOPENFRC Register (Offset = 22h) [Reset = 00000000h]

RAMOPENFRC is shown in [Figure 6-62](#) and described in [Table 6-68](#).

Return to the [Summary Table](#).

32.0

Figure 6-62. RAMOPENFRC Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | | | | | | | | | |
| R-0/W-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | SET |
| R-0-0h | | | | | | | | | | | | | | | R-0/ W1S-0 h |

Table 6-68. RAMOPENFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | KEY | R-0/W | 0h | A write to this register will succeed only when KEY = 0x5a5a. Otherwise the write action is ignored Reset type: N/A |
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | SET | R-0/W1S | 0h | User needs to write a '1' to this bit to request the 'RAM Open' mode. When this bit is written with '1', hardware wipes out all the secured RAM content using RAMINIT feature and sets the RAMOPENSTAT.RAMOPEN bit after completion of RAMINIT for all the secured RAMs. Write of '0' is ignored Reset type: N/A |

6.9.4.12 RAMOPENCLR Register (Offset = 24h) [Reset = 00000000h]

RAMOPENCLR is shown in [Figure 6-63](#) and described in [Table 6-69](#).

Return to the [Summary Table](#).

32.0

Figure 6-63. RAMOPENCLR Register

| | | | | | | | |
|----------|----|----|----|----|----|----|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | CLEAR |
| R-0-0h | | | | | | | R-0/W1S-0h |

Table 6-69. RAMOPENCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | KEY | R-0/W | 0h | A write to this register will succeed only when KEY = 0x5a5a. Otherwise the write action is ignored Reset type: N/A |
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | CLEAR | R-0/W1S | 0h | User needs to write a '1' to this bit to request the device to come out of 'RAM Open' mode. When this bit is written with '1', hardware wipes out all the secured RAM content using RAMINIT feature and then clears the RAMOPENSTAT.RAMOPEN bit after completion of RAMINIT for all the secured RAMs. Write of '0' is ignored Reset type: N/A |

6.9.4.13 RAMOPENLOCK Register (Offset = 26h) [Reset = 00000000h]

RAMOPENLOCK is shown in [Figure 6-64](#) and described in [Table 6-70](#).

Return to the [Summary Table](#).

32.0

Figure 6-64. RAMOPENLOCK Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | LOCK |
| R-0-0h | | | | | | | R/W1S-0h |

Table 6-70. RAMOPENLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|-------|-------|---|
| 31-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | LOCK | R/W1S | 0h | If this bit is set, writes to RAMOPENFRC register is not allowed. Once this bit is set, this can only be cleared on an XRSn reset Reset type: XRSn |

6.9.4.14 UID_UNIQUE_31_0 Register (Offset = 28h) [Reset = 00000000h]

UID_UNIQUE_31_0 is shown in [Figure 6-65](#) and described in [Table 6-71](#).

Return to the [Summary Table](#).

Unique Identification Number Low

Figure 6-65. UID_UNIQUE_31_0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UID_L | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/WOnce-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-71. UID_UNIQUE_31_0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|---------|-------|---|
| 31-0 | UID_L | R/WOnce | 0h | This register contains a copy of the device UID_UNIQUE value bits 31 to 0. Reset type: PORRESETn |

6.9.4.15 UID_UNIQUE_63_32 Register (Offset = 2Ah) [Reset = 00000000h]

UID_UNIQUE_63_32 is shown in [Figure 6-66](#) and described in [Table 6-72](#).

Return to the [Summary Table](#).

Unique Identification Number High

Figure 6-66. UID_UNIQUE_63_32 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UID_H | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/WOnce-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-72. UID_UNIQUE_63_32 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|---------|-------|--|
| 31-0 | UID_H | R/WOnce | 0h | This register contains a copy of the device UID_UNIQUE value bits 63 to 32. Reset type: PORRESETn |

6.9.4.16 PARTIDH Register (Offset = 2Ch) [Reset = 00000000h]

PARTIDH is shown in [Figure 6-67](#) and described in [Table 6-73](#).

Return to the [Summary Table](#).

Part Identification High Register

Figure 6-67. PARTIDH Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/WOnce-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-73. PARTIDH Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|---------|-------|--|
| 31-0 | ID | R/WOnce | 0h | This register contains a copy of the device PARTIDH value. Reset type: PORESETn |

6.9.5 DCSM_Z1 OTP Registers

Table 6-74 lists the memory-mapped registers for the DCSM_Z1 OTP registers. All register offset addresses not listed in **Table 6-74** should be considered as reserved locations and the register contents should not be modified.

Table 6-74. DCSM_Z1 OTP Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------------|-----------------------------------|------------------|---------|
| 0h | Z1OTP_LINKPOINTER1 | Zone 1 Link Pointer1 | Go | |
| 2h | Z1OTP_LINKPOINTER2 | Zone 1 Link Pointer2 | Go | |
| 4h | Z1OTP_LINKPOINTER3 | Zone 1 Link Pointer3 | Go | |
| 6h | Z1OTP_JLM_ENABLE | Zone 1 JTAGLOCK Enable Register | Go | |
| 8h | Z1OTP_GPREG1 | Zone 1 General Purpose Register 1 | Go | |
| Ah | Z1OTP_GPREG2 | Zone 1 General Purpose Register 2 | Go | |
| Ch | Z1OTP_GPREG3 | Zone 1 General Purpose Register 3 | Go | |
| Eh | Z1OTP_GPREG4 | Zone 1 General Purpose Register 4 | Go | |
| 10h | Z1OTP_PSWDLOCK | Secure Password Lock | Go | |
| 12h | Z1OTP_CRCLOCK | Secure CRC Lock | Go | |
| 14h | Z1OTP_JTAGPSWDH0 | JTAG Lock Permanent Password 0 | Go | |
| 16h | Z1OTP_JTAGPSWDH1 | JTAG Lock Permanent Password 1 | Go | |
| 18h | Z1OTP_CMACKEY0 | Secure Boot CMAC Key 0 | Go | |
| 1Ah | Z1OTP_CMACKEY1 | Secure Boot CMAC Key 1 | Go | |
| 1Ch | Z1OTP_CMACKEY2 | Secure Boot CMAC Key 2 | Go | |
| 1Eh | Z1OTP_CMACKEY3 | Secure Boot CMAC Key 3 | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 6-75** shows the codes that are used for access types in this section.

Table 6-75. DCSM_Z1 OTP Access Type Codes

| Access Type | Code | Description |
|------------------------|------|--|
| Read Type | | |
| R | R | Read |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

6.9.5.1 Z1OTP_LINKPOINTER1 Register (Offset = 0h) [Reset = FFFFFFFFh]

Z1OTP_LINKPOINTER1 is shown in [Figure 6-68](#) and described in [Table 6-76](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer1

Figure 6-68. Z1OTP_LINKPOINTER1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_LINKPOINTER1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-76. Z1OTP_LINKPOINTER1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|------|----------|--|
| 31-0 | Z1OTP_LINKPOINTER1 | R | FFFFFFFh | <p>Zone1 Link Pointer 1 location in USER OTP.</p> <p>Note:</p> <ul style="list-style-type: none"> [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. <p>Reset type: N/A</p> |

6.9.5.2 Z1OTP_LINKPOINTER2 Register (Offset = 2h) [Reset = FFFFFFFFh]

Z1OTP_LINKPOINTER2 is shown in [Figure 6-69](#) and described in [Table 6-77](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer2

Figure 6-69. Z1OTP_LINKPOINTER2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_LINKPOINTER2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-77. Z1OTP_LINKPOINTER2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|------|----------|--|
| 31-0 | Z1OTP_LINKPOINTER2 | R | FFFFFFFh | <p>Zone1 Link Pointer 2 location in USER OTP.</p> <p>Note:</p> <ul style="list-style-type: none"> [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. <p>Reset type: N/A</p> |

6.9.5.3 Z1OTP_LINKPOINTER3 Register (Offset = 4h) [Reset = FFFFFFFFh]

Z1OTP_LINKPOINTER3 is shown in [Figure 6-70](#) and described in [Table 6-78](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer3

Figure 6-70. Z1OTP_LINKPOINTER3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_LINKPOINTER3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-78. Z1OTP_LINKPOINTER3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|------|----------|--|
| 31-0 | Z1OTP_LINKPOINTER3 | R | FFFFFFFh | <p>Zone1 Link Pointer 3 location in USER OTP.</p> <p>Note:</p> <ul style="list-style-type: none"> [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. <p>Reset type: N/A</p> |

6.9.5.4 Z1OTP_JLM_ENABLE Register (Offset = 6h) [Reset = FFFFFFFFh]

Z1OTP_JLM_ENABLE is shown in [Figure 6-71](#) and described in [Table 6-79](#).

Return to the [Summary Table](#).

Zone 1 JTAGLOCK Enable Register

Figure 6-71. Z1OTP_JLM_ENABLE Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_JLM_ENABLE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-79. Z1OTP_JLM_ENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|------|----------|---|
| 31-0 | Z1OTP_JLM_ENABLE | R | FFFFFFFF | <p>Zone1 JLM_ENABLE register location in USER OTP.</p> <p>Note: When this value is loaded into Z1_JLM_ENABLE, if the value is 32-bit all-1s, the JTAGLOCK will be enabled. Before shipping parts to customers, TI will program the default value to 0xFFFF_000F, which will disable the JTAGLOCK feature. Users should program 0xFFFF_0000 to enable the JTAGLOCK feature.</p> <p>Reset type: N/A</p> |

6.9.5.5 Z1OTP_GPREG1 Register (Offset = 8h) [Reset = FFFFFFFFh]

Z1OTP_GPREG1 is shown in [Figure 6-72](#) and described in [Table 6-80](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 1

Figure 6-72. Z1OTP_GPREG1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_GPREG1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-80. Z1OTP_GPREG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z1OTP_GPREG1 | R | FFFFFFFh | Zone1 General Purpose register location in USER OTP. Reset type: N/A |

6.9.5.6 Z1OTP_GPREG2 Register (Offset = Ah) [Reset = FFFFFFFFh]

Z1OTP_GPREG2 is shown in [Figure 6-73](#) and described in [Table 6-81](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 2

Figure 6-73. Z1OTP_GPREG2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_GPREG2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-81. Z1OTP_GPREG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z1OTP_GPREG2 | R | FFFFFFFh | Zone1 General Purpose register location in USER OTP. Reset type: N/A |

6.9.5.7 Z1OTP_GPREG3 Register (Offset = Ch) [Reset = FFFFFFFFh]

Z1OTP_GPREG3 is shown in [Figure 6-74](#) and described in [Table 6-82](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 3

Figure 6-74. Z1OTP_GPREG3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_GPREG3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-82. Z1OTP_GPREG3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z1OTP_GPREG3 | R | FFFFFFFh | Zone1 General Purpose register location in USER OTP. Reset type: N/A |

6.9.5.8 Z1OTP_GPREG4 Register (Offset = Eh) [Reset = FFFFFFFFh]

Z1OTP_GPREG4 is shown in [Figure 6-75](#) and described in [Table 6-83](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 4

Figure 6-75. Z1OTP_GPREG4 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_GPREG4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-83. Z1OTP_GPREG4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z1OTP_GPREG4 | R | FFFFFFFh | Zone1 General Purpose register location in USER OTP. Reset type: N/A |

6.9.5.9 Z1OTP_PSWDLOCK Register (Offset = 10h) [Reset = FFFFFFFFh]

Z1OTP_PSWDLOCK is shown in [Figure 6-76](#) and described in [Table 6-84](#).

[Return to the Summary Table.](#)

Secure Password Lock

Figure 6-76. Z1OTP_PSWDLOCK Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_PSWDLOCK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-84. Z1OTP_PSWDLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------|------|----------|--|
| 31-0 | Z1OTP_PSWDLOCK | R | FFFFFFFh | Zone1 password lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, CSMPSWD will remain locked. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A |

6.9.5.10 Z1OTP_CRCLOCK Register (Offset = 12h) [Reset = FFFFFFFFh]

Z1OTP_CRCLOCK is shown in [Figure 6-77](#) and described in [Table 6-85](#).

Return to the [Summary Table](#).

Secure CRC Lock

Figure 6-77. Z1OTP_CRCLOCK Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z1OTP_CRCLOCK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-85. Z1OTP_CRCLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|----------|---|
| 31-0 | Z1OTP_CRCLOCK | R | FFFFFFFh | <p>Zone1 CRC lock location in USER OTP.</p> <p>Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, VCU will not have ability to calculate CRC on secured memory content.. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111.</p> <p>Reset type: N/A</p> |

6.9.5.11 Z1OTP_JTAGPSWDH0 Register (Offset = 14h) [Reset = FFFFFFFFh]

Z1OTP_JTAGPSWDH0 is shown in [Figure 6-78](#) and described in [Table 6-86](#).

Return to the [Summary Table](#).

JTAG Lock Permanent Password 0

Figure 6-78. Z1OTP_JTAGPSWDH0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JTAGPSWDH0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-86. Z1OTP_JTAGPSWDH0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|----------|---|
| 31-0 | JTAGPSWDH0 | R | FFFFFFFh | JTAG Lock Password High 0 (bits 95:64) location in USER Z1 OTP. This value is dummy loaded into the non-memory-mapped JTAGPSWD register, bits 95:64. TI must program a default value into this location, leaving the ECC bits all 1's. Reset type: N/A |

6.9.5.12 Z1OTP_JTAGPSWDH1 Register (Offset = 16h) [Reset = FFFFFFFFh]

Z1OTP_JTAGPSWDH1 is shown in [Figure 6-79](#) and described in [Table 6-87](#).

Return to the [Summary Table](#).

JTAG Lock Permanent Password 1

Figure 6-79. Z1OTP_JTAGPSWDH1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JTAGPSWDH1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-87. Z1OTP_JTAGPSWDH1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|----------|---|
| 31-0 | JTAGPSWDH1 | R | FFFFFFFh | JTAG Lock Password High 1 (bits 127:96) location in USER Z1 OTP. This value is dummy loaded into the non-memory-mapped JTAGPSWD register, bits 127:96. Reset type: N/A |

6.9.5.13 Z1OTP_CMACKEY0 Register (Offset = 18h) [Reset = FFFFFFFFh]

Z1OTP_CMACKEY0 is shown in [Figure 6-80](#) and described in [Table 6-88](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 0

Figure 6-80. Z1OTP_CMACKEY0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMACKEY0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-88. Z1OTP_CMACKEY0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|----------|--|
| 31-0 | CMACKEY0 | R | FFFFFFFh | Secure Boot CMAC Key 0 (bits 31:0) location in User Z1 OTP. This value is dummy loaded into the CMACKEY0 register. Reset type: N/A |

6.9.5.14 Z1OTP_CMACKEY1 Register (Offset = 1Ah) [Reset = FFFFFFFFh]

Z1OTP_CMACKEY1 is shown in [Figure 6-81](#) and described in [Table 6-89](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 1

Figure 6-81. Z1OTP_CMACKEY1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMACKEY1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-89. Z1OTP_CMACKEY1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|----------|---|
| 31-0 | CMACKEY1 | R | FFFFFFFh | Secure Boot CMAC Key 1 (bits 63:32) location in User Z1 OTP. This value is dummy loaded into the CMACKEY1 register. Reset type: N/A |

6.9.5.15 Z1OTP_CMACKEY2 Register (Offset = 1Ch) [Reset = FFFFFFFFh]

Z1OTP_CMACKEY2 is shown in [Figure 6-82](#) and described in [Table 6-90](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 2

Figure 6-82. Z1OTP_CMACKEY2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMACKEY2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-90. Z1OTP_CMACKEY2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|----------|---|
| 31-0 | CMACKEY2 | R | FFFFFFFh | Secure Boot CMAC Key 2 (bits 95:64) location in User Z1 OTP. This value is dummy loaded into the CMACKEY2 register. Reset type: N/A |

6.9.5.16 Z1OTP_CMACKEY3 Register (Offset = 1Eh) [Reset = FFFFFFFFh]

Z1OTP_CMACKEY3 is shown in [Figure 6-83](#) and described in [Table 6-91](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 3

Figure 6-83. Z1OTP_CMACKEY3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMACKEY3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-91. Z1OTP_CMACKEY3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|----------|--|
| 31-0 | CMACKEY3 | R | FFFFFFFh | Secure Boot CMAC Key 3 (bits 127:96) location in User Z1 OTP. This value is dummy loaded into the CMACKEY3 register. Reset type: N/A |

6.9.6 DCSM_Z2 OTP Registers

Table 6-92 lists the memory-mapped registers for the DCSM_Z2 OTP registers. All register offset addresses not listed in Table 6-92 should be considered as reserved locations and the register contents should not be modified.

Table 6-92. DCSM_Z2 OTP Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------------|-----------------------------------|------------------|---------|
| 0h | Z2OTP_LINKPOINTER1 | Zone 2 Link Pointer1 | Go | |
| 2h | Z2OTP_LINKPOINTER2 | Zone 2 Link Pointer2 | Go | |
| 4h | Z2OTP_LINKPOINTER3 | Zone 2 Link Pointer3 | Go | |
| 8h | Z2OTP_GPREG1 | Zone 2 General Purpose Register 1 | Go | |
| Ah | Z2OTP_GPREG2 | Zone 2 General Purpose Register 2 | Go | |
| Ch | Z2OTP_GPREG3 | Zone 2 General Purpose Register 3 | Go | |
| Eh | Z2OTP_GPREG4 | Zone 2 General Purpose Register 4 | Go | |
| 10h | Z2OTP_PSWDLOCK | Secure Password Lock | Go | |
| 12h | Z2OTP_CRCLOCK | Secure CRC Lock | Go | |

Complex bit access types are encoded to fit into small table cells. Table 6-93 shows the codes that are used for access types in this section.

Table 6-93. DCSM_Z2 OTP Access Type Codes

| Access Type | Code | Description |
|------------------------|------|--|
| Read Type | | |
| R | R | Read |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

6.9.6.1 Z2OTP_LINKPOINTER1 Register (Offset = 0h) [Reset = FFFFFFFFh]

Z2OTP_LINKPOINTER1 is shown in [Figure 6-84](#) and described in [Table 6-94](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer1

Figure 6-84. Z2OTP_LINKPOINTER1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_LINKPOINTER1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-94. Z2OTP_LINKPOINTER1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|------|----------|--|
| 31-0 | Z2OTP_LINKPOINTER1 | R | FFFFFFFh | <p>Zone2 Link Pointer 1 location in USER OTP.</p> <p>Note:</p> <ul style="list-style-type: none"> [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. <p>Reset type: N/A</p> |

6.9.6.2 Z2OTP_LINKPOINTER2 Register (Offset = 2h) [Reset = FFFFFFFFh]

Z2OTP_LINKPOINTER2 is shown in [Figure 6-85](#) and described in [Table 6-95](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer2

Figure 6-85. Z2OTP_LINKPOINTER2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_LINKPOINTER2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-95. Z2OTP_LINKPOINTER2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|------|----------|--|
| 31-0 | Z2OTP_LINKPOINTER2 | R | FFFFFFFh | <p>Zone2 Link Pointer 2 location in USER OTP.</p> <p>Note:</p> <ul style="list-style-type: none"> [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. <p>Reset type: N/A</p> |

6.9.6.3 Z2OTP_LINKPOINTER3 Register (Offset = 4h) [Reset = FFFFFFFFh]

Z2OTP_LINKPOINTER3 is shown in [Figure 6-86](#) and described in [Table 6-96](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer3

Figure 6-86. Z2OTP_LINKPOINTER3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_LINKPOINTER3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-96. Z2OTP_LINKPOINTER3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|------|----------|--|
| 31-0 | Z2OTP_LINKPOINTER3 | R | FFFFFFFh | <p>Zone2 Link Pointer 3 location in USER OTP.</p> <p>Note:</p> <ul style="list-style-type: none"> [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. <p>Reset type: N/A</p> |

6.9.6.4 Z2OTP_GPREG1 Register (Offset = 8h) [Reset = FFFFFFFFh]

Z2OTP_GPREG1 is shown in [Figure 6-87](#) and described in [Table 6-97](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 1

Figure 6-87. Z2OTP_GPREG1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_GPREG1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-97. Z2OTP_GPREG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z2OTP_GPREG1 | R | FFFFFFFh | Zone2 General Purpose register location in USER OTP. Reset type: N/A |

6.9.6.5 Z2OTP_GPREG2 Register (Offset = Ah) [Reset = FFFFFFFFh]

Z2OTP_GPREG2 is shown in [Figure 6-88](#) and described in [Table 6-98](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 2

Figure 6-88. Z2OTP_GPREG2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_GPREG2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-98. Z2OTP_GPREG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z2OTP_GPREG2 | R | FFFFFFFh | Zone2 General Purpose register location in USER OTP. Reset type: N/A |

6.9.6.6 Z2OTP_GPREG3 Register (Offset = Ch) [Reset = FFFFFFFFh]

Z2OTP_GPREG3 is shown in [Figure 6-89](#) and described in [Table 6-99](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 3

Figure 6-89. Z2OTP_GPREG3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_GPREG3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-99. Z2OTP_GPREG3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z2OTP_GPREG3 | R | FFFFFFFh | Zone2 General Purpose register location in USER OTP. Reset type: N/A |

6.9.6.7 Z2OTP_GPREG4 Register (Offset = Eh) [Reset = FFFFFFFFh]

Z2OTP_GPREG4 is shown in [Figure 6-90](#) and described in [Table 6-100](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 4

Figure 6-90. Z2OTP_GPREG4 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_GPREG4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-100. Z2OTP_GPREG4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|----------|---|
| 31-0 | Z2OTP_GPREG4 | R | FFFFFFFh | Zone2 General Purpose register location in USER OTP. Reset type: N/A |

6.9.6.8 Z2OTP_PSWDLOCK Register (Offset = 10h) [Reset = FFFFFFFFh]

Z2OTP_PSWDLOCK is shown in [Figure 6-91](#) and described in [Table 6-101](#).

[Return to the Summary Table.](#)

Secure Password Lock

Figure 6-91. Z2OTP_PSWDLOCK Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_PSWDLOCK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-101. Z2OTP_PSWDLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------|------|----------|--|
| 31-0 | Z2OTP_PSWDLOCK | R | FFFFFFFF | Zone2 password lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, CSMPSWD will remain locked. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A |

6.9.6.9 Z2OTP_CRCLOCK Register (Offset = 12h) [Reset = FFFFFFFFh]

Z2OTP_CRCLOCK is shown in [Figure 6-92](#) and described in [Table 6-102](#).

Return to the [Summary Table](#).

Secure CRC Lock

Figure 6-92. Z2OTP_CRCLOCK Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Z2OTP_CRCLOCK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-FFFFFFFh | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-102. Z2OTP_CRCLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|----------|--|
| 31-0 | Z2OTP_CRCLOCK | R | FFFFFFFh | Zone2 CRC lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, VCU will not have ability to calculate CRC on secured memory content.. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A |

6.9.7 DCSM Registers to Driverlib Functions

Table 6-103. DCSM Registers to Driverlib Functions

| File | Driverlib Function |
|--------------------|--------------------|
| Z1OTP_LINKPOINTER1 | |
| - | |
| Z1OTP_LINKPOINTER2 | |
| - | |
| Z1OTP_LINKPOINTER3 | |
| - | |
| Z1OTP_JLM_ENABLE | |
| - | |
| Z1OTP_GPREG1 | |
| - | |
| Z1OTP_GPREG2 | |
| - | |
| Z1OTP_GPREG3 | |
| - | |
| Z1OTP_GPREG4 | |
| - | |
| Z1OTP_PSWDLOCK | |
| - | |
| Z1OTP_CRCLOCK | |
| - | |
| Z1OTP_JTAGPSWDH0 | |
| - | |
| Z1OTP_JTAGPSWDH1 | |
| - | |
| Z1OTP_CMACKEY0 | |
| - | |

Table 6-103. DCSM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------------|----------------------------------|
| Z1OTP_CMACKEY1 | |
| - | |
| Z1OTP_CMACKEY2 | |
| - | |
| Z1OTP_CMACKEY3 | |
| - | |
| Z2OTP_LINKPOINTER1 | |
| - | |
| Z2OTP_LINKPOINTER2 | |
| - | |
| Z2OTP_LINKPOINTER3 | |
| - | |
| Z2OTP_GPREG1 | |
| - | |
| Z2OTP_GPREG2 | |
| - | |
| Z2OTP_GPREG3 | |
| - | |
| Z2OTP_GPREG4 | |
| - | |
| Z2OTP_PSWDLOCK | |
| - | |
| Z2OTP_CRCLOCK | |
| - | |
| Z1_LINKPOINTER | |
| dcsm.c | DCSM_unlockZone1CSM |
| dcsm.c | DCSM_readZone1CSMPwd |
| dcsm.h | DCSM_getZone1LinkPointerError |
| Z1_OTPSECLOCK | |
| dcsm.h | DCSM_getZone1OTPSecureLockStatus |
| Z1_JLM_ENABLE | |
| - | |
| Z1_LINKPOINTERERR | |
| dcsm.h | DCSM_getZone1LinkPointerError |
| Z1_GPREG1 | |
| - | |
| Z1_GPREG2 | |
| - | |
| Z1_GPREG3 | |
| - | |
| Z1_GPREG4 | |
| - | |
| Z1_CSMKEY0 | |
| dcsm.c | DCSM_unlockZone1CSM |
| dcsm.c | DCSM_writeZone1CSM |

Table 6-103. DCSM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------------|--------------------------------|
| Z1_CSMKEY1 | |
| dcsm.c | DCSM_unlockZone1CSM |
| dcsm.c | DCSM_writeZone1CSM |
| Z1_CSMKEY2 | |
| dcsm.c | DCSM_unlockZone1CSM |
| dcsm.c | DCSM_writeZone1CSM |
| Z1_CSMKEY3 | |
| dcsm.c | DCSM_unlockZone1CSM |
| dcsm.c | DCSM_writeZone1CSM |
| Z1_CR | |
| dcsm.h | DCSM_secureZone1 |
| dcsm.h | DCSM_getZone1CSMSecurityStatus |
| dcsm.h | DCSM_getZone1ControlStatus |
| Z1_GRABSECT1R | |
| - | |
| Z1_GRABSECT2R | |
| - | |
| Z1_GRABSECT3R | |
| - | |
| Z1_GRABRAM1R | |
| - | |
| Z1_EXEONLYSECT1R | |
| dcsm.c | DCSM_getZone1FlashEXEStatus |
| Z1_EXEONLYSECT2R | |
| dcsm.c | DCSM_getZone1FlashEXEStatus |
| Z1_EXEONLYRAM1R | |
| dcsm.c | DCSM_getZone1RAMEXEStatus |
| Z1_JTAGKEY0 | |
| - | |
| Z1_JTAGKEY1 | |
| - | |
| Z1_JTAGKEY2 | |
| - | |
| Z1_JTAGKEY3 | |
| - | |
| Z1_CMACKEY0 | |
| - | |
| Z1_CMACKEY1 | |
| - | |
| Z1_CMACKEY2 | |
| - | |
| Z1_CMACKEY3 | |
| - | |
| Z2_LINKPOINTER | |
| dcsm.c | DCSM_unlockZone2CSM |

Table 6-103. DCSM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------------|----------------------------------|
| dcsm.c | DCSM_readZone2CSMPwd |
| dcsm.h | DCSM_getZone2LinkPointerError |
| Z2 OTPSECLOCK | |
| dcsm.h | DCSM_getZone2OTPSecureLockStatus |
| Z2_LINKPOINTERERR | |
| dcsm.h | DCSM_getZone2LinkPointerError |
| Z2_GPREG1 | |
| - | |
| Z2_GPREG2 | |
| - | |
| Z2_GPREG3 | |
| - | |
| Z2_GPREG4 | |
| - | |
| Z2_CSMKEY0 | |
| dcsm.c | DCSM_unlockZone2CSM |
| dcsm.c | DCSM_writeZone2CSM |
| Z2_CSMKEY1 | |
| dcsm.c | DCSM_unlockZone2CSM |
| dcsm.c | DCSM_writeZone2CSM |
| Z2_CSMKEY2 | |
| dcsm.c | DCSM_unlockZone2CSM |
| dcsm.c | DCSM_writeZone2CSM |
| Z2_CSMKEY3 | |
| dcsm.c | DCSM_unlockZone2CSM |
| dcsm.c | DCSM_writeZone2CSM |
| Z2_CR | |
| dcsm.h | DCSM_secureZone2 |
| dcsm.h | DCSM_getZone2CSMSecurityStatus |
| dcsm.h | DCSM_getZone2ControlStatus |
| Z2_GRABSECT1R | |
| - | |
| Z2_GRABSECT2R | |
| - | |
| Z2_GRABSECT3R | |
| - | |
| Z2_GRABRAM1R | |
| - | |
| Z2_EXEONLYSECT1R | |
| dcsm.c | DCSM_getZone2FlashEXEStatus |
| Z2_EXEONLYSECT2R | |
| dcsm.c | DCSM_getZone2FlashEXEStatus |
| Z2_EXEONLYRAM1R | |
| dcsm.c | DCSM_getZone2RAMEXEStatus |
| FLSEM | |

Table 6-103. DCSM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------------|-----------------------------|
| dcsm.c | DCSM_claimZoneSemaphore |
| dcsm.c | DCSM_releaseZoneSemaphore |
| SECTSTAT1 | |
| dcsm.h | DCSM_getFlashSectorZone |
| SECTSTAT2 | |
| dcsm.h | DCSM_getFlashSectorZone |
| SECTSTAT3 | |
| dcsm.h | DCSM_getFlashSectorZone |
| RAMSTAT1 | |
| dcsm.h | DCSM_getRAMZone |
| SECERRSTAT | |
| dcsm.h | DCSM_getFlashErrorStatus |
| SECERRCLR | |
| dcsm.h | DCSM_clearFlashErrorStatus |
| SECERRFRC | |
| dcsm.h | DCSM_forceFlashErrorStatus |
| DENYCODE | |
| dcsm.h | DCSM_getFlashDenyCodeStatus |
| RAMOPENSTAT | |
| dcsm.h | DCSM_getRAMOpenStatus |
| RAMOPENFRC | |
| dcsm.h | DCSM_forceRAMOpenStatus |
| RAMOPENCLR | |
| dcsm.h | DCSM_clearRAMOpenStatus |
| RAMOPENLOCK | |
| dcsm.h | DCSM_setRAMOpenLockStatus |
| UID_UNIQUE_31_0 | |
| dcsm.h | DCSM_getDeviceUIDLow |
| UID_UNIQUE_63_32 | |
| dcsm.h | DCSM_getDeviceUIDHigh |
| PARTIDH | |
| dcsm.h | DCSM_getDevicePartID |

Chapter 7 **Flash Module**



This chapter describes the Flash module.

| | |
|--|------------|
| 7.1 Introduction to Flash and OTP Memory..... | 606 |
| 7.2 Flash Bank, OTP, and Pump..... | 607 |
| 7.3 Flash Wrapper..... | 608 |
| 7.4 Flash and OTP Memory Performance..... | 608 |
| 7.5 Flash Read Interface..... | 609 |
| 7.6 Flash Erase and Program..... | 612 |
| 7.7 Error Correction Code (ECC) Protection..... | 613 |
| 7.8 Reserved Locations Within Flash and OTP..... | 617 |
| 7.9 Migrating an Application from RAM to Flash..... | 617 |
| 7.10 Procedure to Change the Flash Control Registers..... | 618 |
| 7.11 Software..... | 619 |
| 7.12 Flash Registers..... | 620 |

7.1 Introduction to Flash and OTP Memory

Flash is an electrically erasable/programmable nonvolatile memory that can be programmed and erased many times to ease code development. Flash memory can be used primarily as a program memory for the core, and secondarily as static data memory.

This section describes the proper sequence to configure the wait states and operating mode of Flash. It also includes information on Flash and OTP power modes, how to improve Flash performance by enabling the Flash prefetch/cache mode, and the SECDED safety feature.

7.1.1 FLASH Related Collateral

Foundational Materials

- [C2000 Academy - FLASH](#)
- [Embedded Flash Memory \(Video\)](#)

Getting Started Materials

- [Serial Flash Programming of C2000 Microcontrollers Application Report](#)
- [\[FAQ\] FAQ for Flash ECC usage in C2000 devices - Includes ECC test mode, Linker ECC options:](#)
- [\[FAQ\] FAQ on Flash API usage for C2000 devices](#)
- [\[FAQ\] Flash - How to modify an application from RAM configuration to Flash configuration?](#)
- [\[FAQ\] How can we improve the Flash tool performance?](#)
- [\[FAQ\] TI C2000 Device Programming Tools and Services](#)

7.1.2 Features

Features of Flash memory include:

- One Flash bank (Bank0) (refer to the device data sheet for the size of the Flash bank)
- One Flash Wrapper for the Flash bank
- Configurable Flash programming option along with ECC
- Multiple sectors providing the option of leaving some sectors programmed and only erasing specific sectors
- User-programmable OTP locations (in user-configurable DCSM OTP, also called USER OTP) for configuring security, OTP boot-mode and boot-mode select pins (if the user is unable to use the factory-default boot-mode select pins)
- Enhanced performance using the code prefetch mechanism and data cache.
- Configurable wait states to give the best performance for a given execution speed
- Safety Features:
 - SECDED - single-error correction and double-error detection is supported
 - Address bits are included in ECC
 - Test mode to check the health of ECC logic
- Integrated Flash program/erase state machine in the Flash Wrapper
 - Simple Flash API algorithms
 - Fast erase and program times (refer to the device data sheet for details)
- Dual Code Security Module (DCSM) to prevent unauthorized access to the Flash (refer to the *Dual Code Security Module (DCSM)* chapter for details)

7.1.3 Flash Tools

Texas Instruments provides the following tools for Flash:

- Code Composer Studio™ (CCS) IDE - the development environment with integrated Flash plugin. TI recommends performing a debug reset and restart after programming the code into Flash using CCS.
- Flash API Library - a set of software peripheral functions to erase/program Flash
- UniFlash - standalone tool to erase/program/verify the Flash content through JTAG. No CCS is required.
- Users must check and install available updates for CCS On-Chip Flash Plugin and UniFlash tools.

7.1.4 Default Flash Configuration

The following are Flash module configuration settings at power-up:

- Flash Bank and Pump are powered up on device reset.
- ECC is enabled
- Wait-states are set to the maximum (0xF)
- Code-prefetch mechanism and data cache are disabled

During the boot process, the boot ROM performs a dummy read of the Code Security Module (CSM) password locations in the OTP. This read is performed to unlock a new device that has no password stored in the device, so that Flash programming or loading of code into CSM-protected SRAM can be performed. On devices with a password, this read has no effect and the device remains locked.

User application software must initialize wait-states using the FRDCNTL register, and configure cache/prefetch features using the FRD_INTF_CTRL register, to achieve optimum system performance. Software that configures Flash settings like wait-states, cache/prefetch features, and so on, must be executed only from RAM memory, **not** from Flash memory.

Note

Before initializing wait-states, turn off the pre-fetch and data caching in the FRD_INTF_CTRL register.

7.2 Flash Bank, OTP, and Pump

This device includes one Flash bank. In addition, there is one-time programmable Flash memory (OTP) in the Flash bank. Flash and OTP are uniformly mapped in both program and data memory space.

There are two OTP regions. The first OTP region, TI-OTP, contains manufacturing information, trims, Flash operation settings, and other device data. TI-OTP can be read by the user application, but TI-OTP cannot be programmed or erased. The second OTP region, USER-OTP, is primarily used for programming device security (DCSM module) settings. USER-OTP can be programmed only once and cannot be erased afterwards. For information on the memory-map, Flash bank sizes, TI-OTP, USER-OTP, and corresponding ECC locations, refer to the device data sheet.

The *Location of Zone-Select Block Based on Link-Pointer* figure in the *Dual Code Security Module (DCSM)* chapter shows the user-programmable OTP locations in CPU1 USER-OTP. For more information on the functionality of these fields, refer to the *ROM Code and Peripheral Booting* chapter and the *Dual Code Security Module (DCSM)* chapter.

7.3 Flash Wrapper

The CPU interfaces with the Flash wrapper, which interfaces with the Flash bank and the pump (see [Figure 7-1](#)). The Flash wrapper has the following primary features:

- Provides a simple interface for software to program or erase the Flash memory.
- Provides an interface for the CPU to read Flash data, including data caching and prefetch features.
- Performs ECC error checking and correction, and generates interrupts when an error is detected.
- Provides the capability to prevent unwanted bank program or erase operations.




Figure 7-1. Flash Interface Block Diagram

7.4 Flash and OTP Memory Performance

Flash read or instruction fetch accesses can be classified either as a Flash access (access to an address location in Flash), or an OTP access (access to an address location in OTP).

When the CPU performs an access to a Flash memory address, data is returned after (RWAIT+1) SYSCLK cycles.

For a USER-OTP access, data is returned after 11 SYSCLK cycles.

RWAIT defines the number of random access wait states, and is configured using the RWAIT field in the FRDCNTL register. At reset, RWAIT defaults to a worst-case wait state count (15), and therefore must be initialized to the appropriate number of wait states to improve performance, based on the CPU clock frequency and the access time of the Flash. The Flash supports zero-wait accesses when RWAIT is set to zero, when the CPU clock frequency is low enough to accommodate the Flash access time.

For a given system clock frequency, configure RWAIT using the following formula:

For C28x Flash Bank: RWAIT = ceiling[(SYSCLK/FCLK)-1]

where SYSCLK is the system operating frequency for CPU1, and FCLK is the clock frequency for Flash.

FCLK must be \leq FCLK_{max}, the allowed maximum Flash clock frequency at RWAIT=0.

If RWAIT results in a fractional value when calculated using the above formula, round up RWAIT to the nearest integer.

7.5 Flash Read Interface

This section provides details about the data read modes to access Flash bank/OTP and the configuration registers that control the read interface. In addition to a standard read mode, the Flash wrapper has a built-in prefetch and cache mechanism to allow increased clock speeds and CPU throughput wherever applicable.

7.5.1 C28x-Flash Read Interface

7.5.1.1 Standard Read Mode

Standard read mode is the default Flash read mode after reset. In this mode, the code prefetch mechanism and data cache are disabled. When standard read mode is active, every read access to Flash is decoded by the Flash wrapper to fetch the data from the addressed location, and the data is returned after RWAIT+1 cycles (except User OTP).

Flash data buffers associated with the prefetch mechanism and data cache are bypassed in standard read mode; therefore, every access to the Flash/OTP is used by the CPU immediately, and every access creates a unique Flash bank access.

Standard read mode is the recommended mode for lower system frequency operation, where RWAIT can be set to zero to provide single-cycle access operation. The Flash wrapper can operate at higher frequencies using standard read mode, at the expense of adding wait states. At higher system frequencies, it is recommended to enable the data cache and prefetch mechanisms to improve performance. Refer to the device data sheet to determine the maximum Flash frequency allowed in standard read mode (that is, maximum Flash clock frequency with RWAIT=0, FCLK_{MAX}).

7.5.1.2 Prefetch Mode

Flash memory is typically used to store application code. During code execution, instructions are fetched from contiguous memory addresses, except when a discontinuity occurs. Usually, the portion of the code that resides in contiguous address locations makes up the majority of the application code, and is referred to as linear code. To improve the performance of linear code execution, a Flash prefetch mechanism has been implemented.

[Figure 7-2](#) illustrates how this mode functions.

The prefetch mechanism does a look-ahead prefetch on linear address increments, starting from the address of the last instruction fetch. The Flash prefetch mechanism is disabled by default. To enable prefetch mode, set the PREFETCH_EN bit in the FRD_INTF_CTRL register, or call the `Flash_enablePrefetch()` driverlib function.

Each instruction fetch from the Flash or OTP reads out 128 bits. The starting address of the access from Flash is automatically aligned to a 128-bit boundary, such that the instruction location is within the 128 bits to be fetched. When Flash prefetch mode is enabled, the 128 bits read from the instruction fetch are stored in a 128-bit wide by 2-level deep instruction prefetch buffer. The contents of this prefetch buffer are then sent to the CPU for processing as required.

Up to four 32-bit or eight 16-bit instructions can reside within a single 128-bit access. The majority of C28x instructions are 16 bits, so for every 128-bit instruction fetch from the Flash bank there are up to eight instructions in the prefetch buffer ready to process through the CPU. During the time to process these instructions, the Flash prefetch mechanism automatically initiates another access to the Flash bank to prefetch the next 128 bits. The Flash prefetch mechanism works in the background to keep the instruction prefetch buffers as full as possible. Using this technique, the overall efficiency of sequential code execution from Flash or OTP is improved significantly.




Figure 7-2. Flash Prefetch Mode

The Flash prefetch is aborted only when there is a code discontinuity caused by executing an instruction such as a branch, function call, or loop. When this occurs, the prefetch mechanism is aborted, and the contents of the prefetch buffer are flushed. There are two possible scenarios when this occurs:

1. If the destination address is within the Flash or OTP, the prefetch aborts and then resumes at the destination address.
2. If the destination address is outside of the Flash and OTP, the prefetch is aborted, and begins again only when the code branches back into the Flash or OTP. The Flash prefetch mechanism only applies to instruction fetches from program space. Data reads from data memory and from program memory do not utilize the prefetch mechanism and thus bypass the prefetch buffer. For example, instructions such as MAC, DMAC, and PREAD read a data value from program memory. When such a read happens, the prefetch buffer is bypassed, but the buffer is not flushed. If an instruction prefetch is already in progress when a data read operation is initiated, then the data read is stalled until the prefetch completes.

Note that the prefetch mechanism gets bypassed when RWAIT is configured as zero.

7.5.1.3 Data Cache

In addition to the prefetch mechanism, a data cache of 128-bits wide has been implemented to improve data space read performance. This data cache is separate from the instruction prefetch buffer, and is used for data reads only. Whenever a data read access is performed by the CPU to a Flash bank address, if the data located at that address is not presently loaded into the data cache, then the Flash wrapper reads 128 bits of data from the Flash bank and stores the data in the data cache. This data is eventually sent to the CPU for processing. The starting address of the Flash bank access is automatically aligned to a 128-bit boundary, such that the requested address location is within the 128 bits to be read from the bank.

The data cache is disabled by default at reset. To enable the data cache, set the DATA_CACHE_EN bit in the FRD_INTF_CTRL register, or call the `Flash_enableCache()` driverlib function. Note that the data cache gets bypassed when RWAIT is set to zero.

Note

The data cache does not get updated on a debugger access, or when a read to the ECC memory-mapped region is performed.

7.5.1.4 Flash Read Operation

There are a few important points to keep in mind when using Flash or OTP memory:

- Reads of USER OTP locations are hardwired for 9 wait states. The RWAIT bits have no effect on these locations.
- CPU writes to Flash or OTP memory addresses are ignored, and complete within a single cycle. Flash memory can only be modified by issuing program or erase commands, using the Flash API.
- When a security zone is in the locked state, and the respective password lock bits are not all ones, then:
 - Data reads to Zx-CSMPSWD return zero;
 - Program space reads to Zx-CSMPSWD return zero; and
 - Program fetches to Zx-CSMPSWD return zero.
- When the Code Security Module (CSM) is secured, reads to Flash or OTP memory addresses from outside the secure zone take the same number of cycles as a normal access. However, the read operation returns zero.
- The arbitration scheme in the Flash wrapper prioritizes CPU accesses in the fixed priority order of data space read (highest priority), program space read, and program fetches/program prefetches (lowest priority).
- When Flash state machine is activated for erase or program operations, the contents of the prefetch buffer and data cache are automatically flushed.

Note

ECC checks are performed on data read from Flash before the data is stored in the prefetch buffer or data cache. Once data has entered the cache or buffer, there are no further ECC checks performed.

7.6 Flash Erase and Program

Flash memory can be programmed either by using the CCS Flash plug-in or by using the UniFlash application. If these methods are not feasible in an application, the Flash API can be used. The Flash memory can be programmed, erased, and verified only by using the Flash API library. These functions are written, compiled and validated by Texas Instruments. The Flash module contains a Flash state machine (FSM) to perform program and erase operations.

The recommended flow for programming Flash is:

Erase → Program → Verify

7.6.1 Erase

When the target Flash is erased, the Flash reads as all 1s. This state is called 'blank.' The erase function must be executed before programming. The user cannot skip erase on sectors that read as 'blank' because these sectors can require additional erasing due to marginally erased bits columns. The FSM provides an Erase Sector command to erase the target sector. The erase function erases the data and the ECC together. Bank erase is also supported in this device.

7.6.2 Program

The Flash wrapper provides a command to program the Flash and User OTP. This command is also used to program ECC check bits.

Note

The main array Flash programming must be aligned to 64-bit address boundaries, and each 64-bit word can only be programmed once per write/erase cycle.

The DCSM OTP programming must be aligned to 128-bit address boundaries and each 128-bit word can only be programmed once. The exceptions are:

- The DCSM Zx-LINKPOINTER1 and Zx-LINKPOINTER2 values in the DCSM OTP can be programmed together and can be programmed one bit at a time as required by the DCSM operation.
- The DCSM Zx-LINKPOINTER3 values in the DCSM OTP can be programmed one bit at a time as required by the DCSM operation.

To avoid exceeding data retention capability limits, do not perform more than 64 program operations on the same Flash word line before performing an erase operation. Each Flash word line consists of sixteen 128-bit words (256 bytes). This limit is especially important to observe when writing to one-time-programmable Flash regions, such as the User OTP.

7.6.3 Verify

After programming, the user must perform verify using API function Fapi_doVerify(). This function verifies the Flash contents against supplied data.

Application software typically perform a CRC check of the Flash memory contents during power-up and at regular intervals during runtime (as needed). Apart from this, ECC logic, when enabled (enabled by default), catches single-bit errors, double-bit errors, and address errors whenever the CPU reads/fetches from a Flash address.

7.7 Error Correction Code (ECC) Protection

There are two ECC blocks (ECC64_H and ECC64_L) inside the Flash Read Interface. These ECC blocks correct single-bit Flash read errors, and can detect uncorrectable errors of two or more bits. The ECC blocks are also capable of detecting address errors. The ECC blocks operate using eight user-calculated ECC check bits associated with each 64-bit wide data word and the corresponding 128-bit memory-aligned address. Users must program these ECC check bits into ECC memory space, along with Flash data during the Flash programming operation. Refer to the device data sheet for the Flash/OTP ECC memory-map.

The ECC bits for a given Flash address and 64-bit data word can be calculated using the Flash API; however, TI recommends using the AutoEccGeneration option available in the Flash Plugin or API to auto-calculated and program ECC bits. The Flash API uses hardware ECC logic in the device to generate the ECC data for the given Flash data. The Flash Plugin, the Flash programming tool integrated with the Code Composer Studio™ IDE, uses the Flash API to generate and program ECC data.

[Figure 7-3](#) illustrates the ECC logic inputs and outputs.

During an instruction fetch or a data read operation, the 19 most-significant address bits (the three least-significant bits of address are not considered), together with the 64-bit data/8-bit ECC read-out of Flash banks/ECC memory-map area, pass through the ECC logic, and the eight check bits are produced in ECC block. These eight calculated ECC check bits are then XORed with the stored check bits (user programmed check bits) associated with the address and the read data. The 8-bit output is decoded inside the ECC block to determine one of three conditions:

- No error occurred
- A correctable error (single bit data error) occurred
- A non-correctable error (double bit data error or address error) occurred




Figure 7-3. ECC Logic Inputs and Outputs

A single-bit error in the address field is considered to be a non-correctable error.

Note

Since ECC is calculated for an entire 64-bit data word, a non 64-bit read such as a byte read or a half-word read still forces the entire 64-bit data word to be read and calculated, even though only the byte or half-word is actually used by the CPU.

The ECC feature is enabled by default at reset, and can be enabled or disabled by writing to the ECC_ENABLE register. ECC logic is automatically bypassed when the 64 data bits and associated ECC bits fetched from the bank are either all ones or all zeros.

7.7.1 Single-Bit Data Error

This section provides information for both single-bit data errors and single-bit ECC check bit errors. If there is a single bit flip (0 to 1 or 1 to 0) in Flash data or in ECC data, then the error is considered as a single-bit data error. The SECDED module detects and corrects single-bit errors, if any, in the 64-bit Flash data or eight ECC check bits read from the Flash/ECC memory map before the read data is provided to the CPU.

When SECDED finds and corrects single bit data errors, the following information is logged in the ECC registers if the ECC feature is enabled:

- Address where the error occurred: if the single-bit error occurs in the lower 64 bits of a 128-bit memory-aligned Flash data word, the address of the lower 64-bit word is captured in the SINGLE_ERR_ADDR_LOW register. If the single-bit error occurs in the upper 64 bits of the 128-bit data word, then the address of the upper 64-bit word is captured in the SINGLE_ERR_ADDR_HIGH register.
- Whether the error occurred in data bits or ECC bits: the ERR_TYPE_L and ERR_TYPE_H bit fields in the ERR_POS register indicate whether the error occurred in data bits or ECC bits of the lower 64 bits, or the upper 64 bits respectively, of a 128-bit memory-aligned Flash data word.
- Bit position at which the error occurred: the ERR_POS_L and ERR_POS_H bit fields in the ERR_POS register indicate the bit position of the error in the lower 64 bits/lower 8-bit ECC, or the upper 64 bits/upper 8-bit ECC respectively, of a 128-bit memory-aligned Flash data word.
- Whether the corrected value is 0 (FAIL_0_L, FAIL_0_H flags in ERR_STATUS register).
- Whether the corrected value is 1 (FAIL_1_L, FAIL_1_H flags in ERR_STATUS register).
- A single bit error counter that increments on every single bit error occurrence (ERR_CNT register) until a user-configurable threshold (see ERR_THRESHOLD) is met.
- A flag that gets set when one or more single-bit errors occurs after ERR_CNT equals ERR_THRESHOLD (SINGLE_ERR_INT_FLG flag in the ERR_INTCR register).

When the ERR_CNT value equals ERR_THRESHOLD+1, and a single bit error occurs, the Flash module sets the SINGLE_ERR_INT flag and generates an interrupt signal. To enable propagation of the generated interrupt pulse to the CPU, the user application must enable the FLASH_CORRECTABLE_ERROR channel in the C28 Peripheral Interrupt Expansion module (PIE). The interrupt signal remains high until the application clears the SINGLE_ERR_INTCR flag by writing to the SINGLE_ERR_INTCR bit in the ERR_INTCR register. The Flash module cannot generate any further FLASH_CORRECTABLE_ERROR interrupt signals to the PIE/CPU until SINGLE_ERR_INTCR is cleared, as this is an edge-based interrupt.

When multiple single-bit errors have been detected by ECC logic, the contents of the Flash ECC registers reflect the most recent ECC error. When multiple single-bit errors have been detected, both FAIL_0_L and FAIL_1_L (or FAIL_0_H and FAIL_1_H) can be set, indicating that single-bit fail0/fail1 occurred in different 64-bit aligned addresses.

Although ECC is calculated on 64-bit basis, a read of any address location within a 128-bit aligned Flash data word causes the single-bit error flag to get set, if there is a single-bit error in both or in either the lower 64 or upper 64 bits (or corresponding ECC check bits) of that 128-bit data word.

7.7.2 Uncorrectable Error

Uncorrectable errors include address errors and double-bit errors in data or ECC. When the ECC logic finds uncorrectable errors, the following information is logged in ECC registers if the ECC feature is enabled:

- Address where the error occurred: if the uncorrectable error occurs in the lower 64 bits of a 128-bit memory-aligned Flash data word, the lower 64-bit memory-aligned address is captured in the UNC_ERR_ADDR_LOW register. If the uncorrectable error occurs in the upper 64 bits of a 128-bit memory-aligned Flash data word, the upper 64-bit memory-aligned address is captured in the UNC_ERR_ADDR_HIGH register.
- A flag is set indicating that an uncorrectable error occurred – the UNC_ERR_L and UNC_ERR_H flags in the ERR_STATUS register indicate the uncorrectable error occurrence in the lower 64 bits/lower 8-bit ECC, or the upper 64 bits/upper 8-bit ECC, respectively, of a 128-bit memory-aligned Flash data word.
- A flag is set indicating that an uncorrectable error interrupt is generated (UNC_ERR_INTFLG in ERR_INTFLG register).

When an uncorrectable error occurs, the Flash module sets the UNC_ERR_INTFLG bit and generates an uncorrectable error interrupt. This uncorrectable error interrupt generates a non-maskable interrupt (NMI), if enabled, in the CPU. If an uncorrectable error interrupt flag is not cleared by writing to the UNC_ERR_INTCLR bit in the ERR_INTCLR register, the Flash module cannot generate new uncorrectable interrupt signals, as this is an edge-based interrupt.

Although ECC is calculated on 64-bit basis, a read of any address location within a 128-bit aligned Flash word causes the uncorrectable error flag to get set, and an uncorrectable error interrupt/NMI to occur, when there is a uncorrectable error in both or in either the lower 64 bits or upper 64 bits (or corresponding ECC check bits) of that 128-bit data word.


7.7.3 Mechanism to Check the Correctness of ECC Logic

To make sure the correctness of the ECC logic, a redundant ECC logic block for each of the ECC64_L and ECC64_H checkers is used. Each 64-bit ECC checker block and the corresponding redundant checker block receive the same inputs. The output of each 64-bit checker block is bitwise XORed with the output of the corresponding redundant checker block; a non-zero output from this comparison generates an uncorrectable error (UNC_ERR) signal. This redundancy makes sure that any fault in ECC logic circuits can be detected and trigger an NMI.

A mechanism has been added to enable self-testing of the ECC logic for additional diagnostic coverage. To use this mechanism, configure the ECC_TEST_EN field in the FECC_CTRL register. A value of 01 in ECC_TEST_EN injects a single-bit error into the redundant ECC logic upon a Flash read access, and a value of 10 injects a double-bit error upon a Flash read access. This causes an output comparison failure. In this mode, the diagnostic outputs of each of the high and low comparators (DIAG_H and DIAG_L) are captured in the FLUCERRSTATUS Memconfig register.

Note

When ECC self-test is enabled and CPU issues a read access to the Flash, ECC errors are captured in the data cache and prefetch buffers. TI recommends that application software disables caching while performing diagnostic checks.


Figure 7-4. Testing ECC Logic

7.8 Reserved Locations Within Flash and OTP

When allocating code and data to Flash and OTP memory, keep the following reserved locations in mind:

- The entire OTP has reserved user-configurable locations for security and boot process. For more details on the functionality of these fields, refer to the *ROM Code and Peripheral Booting* chapter and the *Dual Code Security Module (DCSM)* chapter.
- Refer to the *ROM Code and Peripheral Booting* chapter for reserved locations in Flash for real-time operating system usage and a boot-to-Flash entry point. A boot-to-Flash entry point is reserved for an entry-into-Flash branch instruction. When the boot-to-Flash boot option is used, the boot ROM jumps to this address in Flash. If you program a branch instruction here, that redirects code execution to the entry point of the application.

7.9 Migrating an Application from RAM to Flash

To migrate an existing application that is configured to run from RAM to a Flash-based linker configuration, follow these steps:

1. Replace the RAM linker command file with a Flash linker command file. For examples of Flash-based linker command files, see the `device_support\<device>\common\cmd` directory.
2. When modifying the Flash-based linker command file, be sure to map any initialized sections to Flash memory regions.
3. Make sure the boot mode pins are configured for Flash boot. This tells the boot ROM to redirect execution to the application programmed into Flash memory after boot code execution is complete. For more information on boot mode configuration, see *Detailed Description > Device Boot Modes* in the device data sheet.
4. When the device is configured for Flash boot, the boot ROM redirects execution to the Flash entry point location (defined as BEGIN in TI-provided Flash linker command files) at the end of boot code execution. Make sure there is a branch instruction at the Flash entry point to your code initialization (for example, `_c_int00`) function. In the C2000Ware examples, the entry point code is specified in the `codestartbranch.asm` file.
5. To achieve best performance for Flash execution, configure the Flash wait states as per the device operating clock frequency, as specified in the device data sheet. In addition, enable prefetch mode and data cache mode. Calling the `Flash_initModule()` driverlib function achieves these steps. Note that code that initializes the Flash module must execute from a RAM location. This is accomplished by assigning the Flash initialization function to the `.TI.ramfunc` section. In the linker command file, map this section to Flash for load, and RAM for execution. The example cmd files provided in C2000Ware show how to do this correctly.
6. For any functions that require 0- or 1-wait state performance, be sure to map to RAM for execution in the linker command file, similar to the Flash initialization function. The `.TI.ramfunc` section in the TI-provided Flash linker command files accomplishes this purpose.
7. Align all code and data sections to 128-bit address boundaries when mapping to Flash memory, using the `ALIGN` directive in the linker command file.
8. For EABI executable formats, define all uninitialized sections mapped to RAM as `NOINIT` sections (using the directive "type=NOINIT") in the linker command file.
9. Be sure to program ECC bits correctly for the Flash application image. Keep the AutoEccGeneration option enabled in the Code Composer Studio Flash Plugin or UniFlash GUI.

7.10 Procedure to Change the Flash Control Registers

During Flash configuration, no accesses to the Flash or OTP can be in progress. This includes instructions still in the CPU pipeline, data reads, and instruction prefetch operations. To be sure that no access takes place during the configuration change, follow the procedure shown below for any code that modifies the Flash control registers.

1. Start executing application code from RAM/Flash/OTP.
2. Branch to or call the Flash configuration code (that writes to Flash control registers) in RAM. This is required to properly flush the CPU pipeline before the configuration change. The function that changes the Flash configuration cannot execute from the Flash or OTP and must reside in RAM.
3. Execute the Flash configuration code (located in RAM) that writes to Flash control registers like FRDCNTL, FRD_INTF_CTRL, and so on.
4. At the end of the Flash configuration code execution, wait eight cycles to let the write instructions propagate through the CPU pipeline. This must be done before the return-from-function call is made.
5. Return to the calling function that resides in RAM or Flash/OTP and continue execution.

7.11 Software

7.11.1 FLASH Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/flash

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

7.11.1.1 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly

FILE: flashapi_ex1_programming.c

This example demonstrates how to program Flash using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

External Connections

- None.

Watch Variables

- None.

7.11.1.2 Boot Source Code

FILE: flash_kernel_ex3_boot.c

Functions: void copyData(void) uint32_t getLongData(void) void readReservedFn(void)

7.11.1.3 Erase Source Code

FILE: flash_kernel_ex3_erase.c Functions:

7.11.1.4 Live DFU Command Functionality

FILE: flash_kernel_ex3_ldfu.c

7.11.1.5 Verify Source Code

FILE: flash_kernel_ex3_verify.c

7.11.1.6 SCI Boot Mode Routines

FILE: flash_kernel_ex3_sci_boot.c Functions: uint32_t sciBoot(void) void scialInit(void) uint32_t sciaGetWordData(void)

7.11.1.7 Flash Programming Solution using SCI

FILE: flash_kernel_ex3_sci_flash_kernel.c

In this example, we set up a UART connection with a host using SCI, receive commands for CPU1 to perform which then sends ACK, NAK, and status packets back to the host after receiving and completing the tasks. This kernel has the ability to program, verify, unlock, reset, and run an application. Each command either expects no data from the command packet or specific data relative to the command.

In this example, we set up a UART connection with a host using SCI, receive an application for CPU01 in -sci8 ascii format to run on the device and program it into Flash.

7.12 Flash Registers

This section describes the Flash Module Registers.

7.12.1 FLASH Base Address Table

Table 7-1. FLASH Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------------|-----------------|--------------|--------------------|
| Instance | Structure | | | |
| Flash0CtrlRegs | FLASH_CTRL_REGS | FLASH0CTRL_BASE | 0x0005_F800 | YES |
| Flash0EccRegs | FLASH_ECC_REGS | FLASH0ECC_BASE | 0x0005_FB00 | YES |

7.12.2 FLASH_CTRL_REGS Registers

Table 7-2 lists the memory-mapped registers for the FLASH_CTRL_REGS registers. All register offset addresses not listed in **Table 7-2** should be considered as reserved locations and the register contents should not be modified.

Table 7-2. FLASH_CTRL_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|---------------------------------------|------------------|---------|
| 0h | FRDCNTL | Flash Read Control Register | EALLOW | Go |
| 4h | FLPROT | Flash program/erase protect register | EALLOW | Go |
| 180h | FRD_INTF_CTRL | Flash Read Interface Control Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 7-3** shows the codes that are used for access types in this section.

Table 7-3. FLASH_CTRL_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------|--|
| Read Type | | |
| R | R | Read |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

7.12.2.1 FRDCNTL Register (Offset = 0h) [Reset = 0F000F00h]

FRDCNTL is shown in [Figure 7-5](#) and described in [Table 7-4](#).

Return to the [Summary Table](#).

Flash Read Control Register

Figure 7-5. FRDCNTL Register

| | | | | | | | |
|----------|----|----|----|----------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | RESERVED | | | |
| R-0h | | | | R/W-Fh | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | R-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | RWAIT | | | |
| R-0h | | | | R/W-Fh | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | R-0h | | | |

Table 7-4. FRDCNTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-28 | RESERVED | R | 0h | Reserved |
| 27-24 | RESERVED | R/W | Fh | Reserved |
| 23-12 | RESERVED | R | 0h | Reserved |
| 11-8 | RWAIT | R/W | Fh | Random read waitstate These bits indicate how many waitstates are added to a flash read/fetch access. The RWAIT value can be set anywhere from 0 to 0xF. For a flash access, data is returned in RWAIT+1 SYSCLK cycles. Note: The required wait states for each SYSCLK frequency can be found in the device data manual. Reset type: SYSRSn |
| 7-0 | RESERVED | R | 0h | Reserved |

7.12.2.2 FLPROT Register (Offset = 4h) [Reset = 00000000h]

FLPROT is shown in [Figure 7-6](#) and described in [Table 7-5](#).

Return to the [Summary Table](#).

Flash program/erase protect register

Figure 7-6. FLPROT Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | FLWEPROT |
| R-0h | | | | | | | R/W-0h |

Table 7-5. FLPROT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | FLWEPROT | R/W | 0h | Flash program/erase protect bit. 0 : Program erase operation allowed subject to security settings. 1 : Program erase operation blocked in hardware. Reset type: SYSRSn |

7.12.2.3 FRD_INTF_CTRL Register (Offset = 180h) [Reset = 00000000h]

FRD_INTF_CTRL is shown in [Figure 7-7](#) and described in [Table 7-6](#).

Return to the [Summary Table](#).

Flash Read Interface Control Register

Figure 7-7. FRD_INTF_CTRL Register

| | | | | | | | |
|----------|----|----|----|----|----|---------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | DATA_CACHE_EN | PREFETCH_EN |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 7-6. FRD_INTF_CTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-2 | RESERVED | R | 0h | Reserved |
| 1 | DATA_CACHE_EN | R/W | 0h | Data cache enable. 0 A value of 0 disables the data cache. 1 A value of 1 enables the data cache. Reset type: SYSRSn |
| 0 | PREFETCH_EN | R/W | 0h | Prefetch enable. 0 A value of 0 disables prefetch mechanism. 1 A value of 1 enables pre-fetch mechanism. Reset type: SYSRSn |

7.12.3 FLASH_ECC_REGS Registers

Table 7-7 lists the memory-mapped registers for the FLASH_ECC_REGS registers. All register offset addresses not listed in **Table 7-7** should be considered as reserved locations and the register contents should not be modified.

Table 7-7. FLASH_ECC_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------|---------------|------------------|---------|
| 0h | ECC_ENABLE | ECC Enable | EALLOW | Go |
| 20h | FECC_CTRL | ECC Control | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 7-8** shows the codes that are used for access types in this section.

Table 7-8. FLASH_ECC_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

7.12.3.1 ECC_ENABLE Register (Offset = 0h) [Reset = 000000Ah]

ECC_ENABLE is shown in [Figure 7-8](#) and described in [Table 7-9](#).

Return to the [Summary Table](#).

ECC Enable

Figure 7-8. ECC_ENABLE Register

| | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | | | | | | | | | ENABLE | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | |
| R/W-Ah | | | | | | | | | | | | | | | | | | | |

Table 7-9. ECC_ENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-4 | RESERVED | R | 0h | Reserved |
| 3-0 | ENABLE | R/W | Ah | ECC enable. A value of 0xA would enable ECC. Any other value would disable ECC. Reset type: SYSRSn |

7.12.3.2 FECC_CTRL Register (Offset = 20h) [Reset = 00000000h]

FECC_CTRL is shown in Figure 7-9 and described in Table 7-10.

Return to the [Summary Table](#).

ECC Control

Figure 7-9. FECC_CTRL Register

| | | | | | | | | | |
|----------|----|----|----|----|----|-------------|----|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | ECC_TEST_EN | | | |
| R-0h | | | | | | | | | |
| R/W-0h | | | | | | | | | |

Table 7-10. FECC_CTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-2 | RESERVED | R | 0h | Reserved |
| 1-0 | ECC_TEST_EN | R/W | 0h | ECC test mode enable. 00 ECC test mode disabled 01 ECC test mode enabled, one of the 64 data bits is flipped and fed to the redundant ECC logic (on both ECC logic low and ECC logic high blocks). 11 ECC test mode enabled, Two of the 64 data bits are flipped and fed to the redundant ECC logic (on both ECC logic low and ECC logic high blocks). 10 Reserved Reset type: SYSRSn |

7.12.4 FLASH Registers to Driverlib Functions

Table 7-11. FLASH Registers to Driverlib Functions

| File | Driverlib Function |
|----------------------|-----------------------|
| FRDCNTL | |
| flash.h | Flash_setWaitstates |
| FLPROT | |
| flash.h | Flash_setFLWEPROT |
| FRD_INTF_CTRL | |
| flash.h | Flash_enablePrefetch |
| flash.h | Flash_disablePrefetch |
| flash.h | Flash_enableCache |
| flash.h | Flash_disableCache |
| ECC_ENABLE | |
| flash.h | Flash_enableECC |
| flash.h | Flash_disableECC |

Table 7-11. FLASH Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|-----------------------------------|
| FECC_CTRL | |
| flash.h | Flash_enableSingleBitECCTestMode |
| flash.h | Flash_enableDoubleBitECCTestMode |
| flash.h | Flash_disableSingleBitECCTestMode |
| flash.h | Flash_disableDoubleBitECCTestMode |

Chapter 8
Dual-Clock Comparator (DCC)



This chapter describes the Dual-Clock Comparator (DCC) module.

| | |
|----------------------------------|------------|
| 8.1 Introduction..... | 630 |
| 8.2 Module Operation..... | 631 |
| 8.3 Interrupts..... | 637 |
| 8.4 Software..... | 638 |
| 8.5 DCC Registers..... | 640 |

8.1 Introduction

The dual-clock comparator module is used for evaluating and monitoring the clock input based on a second clock, which can be a more accurate and reliable version. This instrumentation is used to detect faults in clock source or clock structures, thereby enhancing the system's safety metrics.

8.1.1 Features

The main features of each of the DCC modules are:

- Allows the application to make sure that a fixed ratio is maintained between frequencies of two clock signals.
- Supports the definition of a programmable tolerance window in terms of the number of reference clock cycles.
- Supports continuous monitoring without requiring application intervention.
- Supports a single-sequence mode for spot measurements.
- Allows the selection of a clock source for each of the counters, resulting in several specific use cases.

8.1.2 Block Diagram

[Figure 8-1](#) shows how the DCC connects to the rest of the system. [Figure 8-2](#) shows the main concept of the DCC module.




Figure 8-1. DCC Module Overview




Figure 8-2. DCC Operation

8.2 Module Operation

As shown in [Figure 8-2](#), DCC contains three counters – Counter0, Valid0 and Counter1. Initially, all counters are loaded with the user-defined, pre-load value. Counter0 and Counter1 start decrementing once the DCC is enabled at rates determined by the frequencies of Clock0 and Clock1, respectively. When Counter0 equals 0 (expires), the Valid0 counter decrements at a rate determined by Clock0. If Counter1 decrements to 0 in the valid window, then no error is generated and Clock1 is considered to be good within allowable tolerance as configured by the user.

8.2.1 Configuring DCC Counters

Counter0 and Counter1 are configured based on the ratio between the frequencies of Clock0 and Clock1 ($F_{clk1} \times Counter0 = F_{clk0} \times Counter1$). The Valid0 counter provides tolerance and is configured based on the error in DCC. Since Clock0 and Clock1 are asynchronous, the start and stop of the counters do not occur synchronously. Hence, while configuring the counters, two different sources of errors must be accounted for:

- DCC Errors due to the asynchronous timing of Clock0 and Clock1: this depends on the frequency of Clock0 and Clock1:
 - If $F_{clk1} > F_{clk0}$, then Async. Error (in Clock0 cycles) = $2 + 2 \times (F_{sysclk}/F_{clk0})$
 - If $F_{clk1} < F_{clk0}$, then Async. Error (in Clock0 cycles) = $2 \times (F_{clk0}/F_{clk1}) + 2 \times (F_{sysclk}/F_{clk0})$
 - If F_{clk1} is unknown, then Async. Error (in Clock0 cycles) = $2 + 2 \times (F_{sysclk}/F_{clk0})$
- Digitization Error = 8 Clock0 cycles

$$\text{DCC Error (in Clock0 Cycles)} = \text{Async. Error} + \text{Digitization Error}$$

DCC error shows up as a frequency error for clock under measurement. This error is DCC induced and does not represent error in frequency of clock under measurement. The application needs to take this into consideration while configuring the counters, and determine a desirable tolerance for DCC error that defines the window of measurement. To illustrate:

$$\text{Window (in Clock0 Cycles)} = (\text{DCC Error}) / (0.01 \times \text{Tolerance})$$

For example, if DCC Error is 10 and the tolerance desired is +/-0.1%, then:

$$\text{Window (in Clock0 Cycles)} = 10/(0.01 \times 0.1) = 10000$$

Based on above formula for Window, if the desired tolerance is low, then the counter values are large and increase the window of measurement. This means that counter values for a tolerance of 0.1% are larger than that of 0.2%. So, based on the application defined tolerance, define the window of measurement in terms of Clock0 cycles.

The clock under measurement can have an allowed frequency error. If this error is expected, then the error can also be accounted while configuring counters. For example, if measuring INTOSC1/2 frequency using an external crystal as a reference clock, the allowable tolerance of INTOSC1/2 (for example, +/-1%) can be accounted for and factored into the counter configuration. The formula is:

$$\text{Frequency Error Allowed (in Clock0 Cycles)} = \text{Window} \times (\text{Allowable Frequency Tolerance (in %)} / 100)$$

$$\text{Total Error (in Clock0 Cycles)} = \text{DCC Error} + \text{Frequency Error Allowed}$$

The following equations are used to configure counter values:

$$\text{Counter0 (DCCCNTSEED0)} = \text{Window} - \text{Total Error}$$

$$\text{Valid0 (DCCVALIDSEED0)} = 2 \times \text{Total Error}$$

$$\text{Counter1 (DCCCNTSEED1)} = \text{Window} \times (F_{clk1}/F_{clk0})$$

Note

Counter1 is a 20-bit counter, so the maximum possible value cannot exceed 1048575. If the value does exceed, then increase the desired Tolerance for DCC error, so that Window of measurement is lowered. The following formula can be used to compute minimum tolerance possible:

$$\text{Tolerance (\%)} = (100 \times \text{DCC Error} \times (F_{clk1}/F_{clk0})) / 1048575$$

8.2.2 Single-Shot Measurement Mode

The DCC module can be programmed to count down one time by enabling the single-shot mode. In this mode, the DCC stops operating when the down counter0 and the valid counter0 reach 0.

At the end of one sequence of counting down in this single-shot mode, the DCC gets disabled automatically, which prevents further counting. This mode is typically used for spot-checking the frequency of a signal.

Example-1: Validating PLLRAWCLK frequency

A practical example of the usage is to validate the PLL output clock frequency using the XTAL as the reference clock. Assume XTAL is 10MHz, PLL output frequency is 100MHz, SYSCLK is 100MHz, allowable Frequency Tolerance is 0.1%, and DCC Tolerance required is 0.1%. The measurement sequence proceeds as follows:

- Set Clock0 source for Counter0 and Valid0 as XTAL, and Clock1 source for Counter1 as PLL output clock.
- Based on the equations defined in [Section 8.2.1](#), calculated seed values for Counters can be Counter0 = 29940; Valid0 = 120; Counter1 = 300000
- Once the DCC is enabled, the counters Counter0 and Counter1 both start counting down from the seed values.
- When Counter0 reaches zero, Counter0 automatically triggers the Valid0 counter.
- When Valid0 reaches zero and Counter1 is not zero, an ERROR status flag is set and a "DCC error" is sent to the PIE. Counter1 is frozen so that the counter stops counting down any further. The application can enable an interrupt to be generated from the PIE whenever this DCC error is indicated. Refer to the PIE Channel Mapping table in the *System Control and Interrupts* chapter to determine the channel mapping of the DCC Interrupt.
- The application then needs to clear the ERROR status flag and restart the DCC module so that the module is ready for the next spot measurement.

If there is no error generated at the end of the sequence, then the DONE status flag is set and a DONE interrupt is generated. The application must clear the DONE flag before restarting the DCC.

Error Conditions:

An error condition is generated by any one of the following:

1. Counter1 counts down to 0 before Counter0 reaches 0. This means that Clock1 is faster than expected, or Clock0 is slower than expected. This error includes the case when Clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that Clock1 is slower than expected. This error includes the case when Clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application can then read out the counter values to help determine what caused the error.

Example-2: Measuring AUXCLKIN frequency

Another example of single-shot mode is to measure the frequency of AUXCLKIN (unknown frequency) using INTOSC1 (10MHz) as the reference clock and SYSCLK is 10MHz. The measurement sequence proceeds as follows:

- Set Clock0 source for Counter0 and Valid0 as INTOSC1 (10MHz), and Clock1 source for Counter1 as AUXCLKIN.
- Now configure counter values using equations in [Section 8.2.1](#). For tolerance = $\pm 0.1\%$, Total Error = 10 clock0 cycles; Window = 10000 clock0 cycles; Counter0 = 9990; Valid0 = 20. Since Clock1 frequency (Fclk1) is unknown, the Counter1 value can be set to the maximum value, 1048575 (0xFFFF).
- Once the DCC is enabled, the counters Counter0 and Counter1 both start counting down from the seed values.
- Since Counter1 is set to the maximum value, 1048575, the counter does not expire when Counter0 and Valid0 have expired. This generates an error that is expected and the application ignores this error and uses Counter1 values to compute the frequency of Clock1 (Fclk1).
- Knowing the frequency of Clock0 (INTOSC1), Fclk0 = 10MHz, and using [Equation 1](#), the frequency of AUXCLKIN, Fclk1, can be measured:

$$F_{clk1} = \frac{F_{clk0} \times (1048575 - \text{Meas. Counter1})}{(\text{Counter0} + \text{Valid0})} = \frac{10 \times (1048575 - \text{Meas. Counter1})}{(9990 + 20)} \quad (1)$$

8.2.3 Continuous Monitoring Mode

In this mode, the DCC is used by the application to make sure that two clock signals maintain the correct frequency ratio. Suppose the application wants to make sure that the PLL output signal always maintains a fixed frequency relationship with the XTAL:

- In this case, the application can use the XTAL as the Clock0 signal (for Counter0 and Valid0) and the PLL output as the Clock1 (for Counter1).
- The seed values of Counter0, Valid0 and Counter1 are selected based on the equations defined in [Section 8.2.1](#) such that if the actual frequencies of Clock0 and Clock1 are equal to the expected frequencies, then the Counter1 reaches zero during the count down of the Valid0 counter.
- If the Counter1 reaches zero during the count down of the Valid0 counter, then all the counters (Counter0, Valid0, Counter1) are reloaded with the initial seed values.
- This sequence of counting down and checking then continues as long as there is no error, or until the DCC module is disabled.
- The counters must get reloaded if the application resets and restarts the DCC module.

Error Conditions:

An error condition is generated by one of the following:

1. Counter1 counts down to 0 before Counter0 reaches 0. This means that Clock1 is faster than expected or Clock0 is slower than expected. This condition includes the case when Clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that Clock1 is slower than expected. This condition includes the case when Clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application can then read out the counter values to help determine what caused the error.

8.2.4 Error Conditions

While operating in continuous mode, the counters get reloaded with the seed values and continue counting down under the following conditions:

- The module is reset or restarted by the application, OR
- Counter0, Valid0, and Counter1 all reach 0 without any error.




Figure 8-3. Counter Relationship




Figure 8-4. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting




Figure 8-5. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting




Figure 8-6. Clock1 Not Present - Results in an Error and Stops Counting




Figure 8-7. Clock0 Not Present - Results in an Error and Stops Counting

8.3 Interrupts

DCC generates an interrupt on either of two events:

- DCC finishes counting and all the counters expire within a defined window indicating DONE operation, provided DCCGCTRL.DONENA=1.
- DCC finishes counting with error where counters do not expire in a defined window. This indicates an ERROR event, and sets an interrupt provided DCCGCTRL.ERRENA=1.

Interrupts generated by DONE or ERROR events are ORed and flagged as a SYS_ERR interrupt. Refer to the PIE Channel Mapping table in the *System Control and Interrupts* chapter to determine the interrupt channel mapping. The application interrupt service routine needs to check the status flag inside the DCCSTATUS register to determine whether the interrupt is due to ERROR or DONE.

DCC Error interrupts can also be configured as a Non-Maskable Interrupt (NMI) by enabling the CLKFAILCFG.DCCx_ERROR_EN flag.

8.4 Software

8.4.1 DCC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/dcc

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

8.4.1.1 DCC Single shot Clock verification

FILE: `dcc_ex1_single_shot_verification.c`

This program uses the XTAL clock as a reference clock to verify the frequency of the PLLRAW clock.

The Dual-Clock Comparator Module 0 is used for the clock verification. The `clocksource0` is the reference clock (`Fclk0 = 20Mhz`) and the `clocksource1` is the clock that needs to be verified (`Fclk1 = 120Mhz`). `Seed` is the value that gets loaded into the Counter.

Please refer to the TRM for details on counter seed values to be set.

NOTE: In this device, by default, the XTAL is disabled and INTOSC2 is configured as the PLL source. To use XTAL (of frequency 20MHz) as the PLL source, update the `device.h` file with following changes :

- Comment the line `#define USE_PLL_SRC_INTOSC`
- Uncomment the line `#define USE_PLL_SRC_XTAL` If you are using a XTAL with different frequency, update the macros `DEVICE_OSCSRC_FREQ`, `DEVICE_SETCLOCK_CFG`, `DEVICE_SYSCLK_FREQ` accordingly.

To run this example, XTAL needs to be enabled. XTAL is enabled if you use it as the PLL source. You can also enable it by using the function `SysCtl_turnOnOsc(SYSCTL_OSCSRC_XTAL)`

External Connections

- None

Watch Variables

- `status/result` - Status of the PLLRAW clock verification

8.4.1.2 DCC Single shot Clock measurement

FILE: `dcc_ex2_single_shot_measurement.c`

This program demonstrates Single Shot measurement of the INTOSC2 clock post trim using XTAL as the reference clock.

The Dual-Clock Comparator Module 0 is used for the clock measurement. The `clocksource0` is the reference clock (`Fclk0 = 20Mhz`) and the `clocksource1` is the clock that needs to be measured (`Fclk1 = 10Mhz`). Since the frequency of the `clock1` needs to be measured an initial seed is set to the max value of the counter.

Please refer to the TRM for details on counter seed values to be set.

NOTE: In this device, by default, the XTAL is disabled and INTOSC2 is configured as the PLL source. To use XTAL (of frequency 20MHz) as the PLL source, update the `device.h` file with following changes :

- Comment the line `#define USE_PLL_SRC_INTOSC`
- Uncomment the line `#define USE_PLL_SRC_XTAL` If you are using a XTAL with different frequency, update the macros `DEVICE_OSCSRC_FREQ`, `DEVICE_SETCLOCK_CFG`, `DEVICE_SYSCLK_FREQ` accordingly.

To run this example, XTAL needs to be enabled. XTAL is enabled if you use it as the PLL source. You can also enable it by using the function `SysCtl_turnOnOsc(SYSCTL_OSCSRC_XTAL)`

External Connections

- None

Watch Variables

- `result` - Status if the INTOSC2 clock measurement completed successfully.

- *meas_freq1* - measured clock frequency, in this case for INTOSC2.

8.4.1.3 DCC Continuous clock monitoring

FILE: `dcc_ex3_continuous_monitoring_of_clock.c`

This program demonstrates continuous monitoring of PLL Clock in the system using INTOSC2 as the reference clock. This would trigger an interrupt on any error, causing the decrement/ reload of counters to stop.

The Dual-Clock Comparator Module 0 is used for the clock monitoring. The `clocksource0` is the reference clock ($F_{clk0} = 10\text{Mhz}$) and the `clocksource1` is the clock that needs to be monitored ($F_{clk1} = 120\text{Mhz}$). The `clock0` and `clock1 seed` are set to achieve a window of 340us. `Seed` is the value that gets loaded into the Counter. For the sake of demo a slight variance is given to `clock1 seed` value to generate an error on continuous monitoring.

Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

External Connections

- None

Watch Variables

- `status/result` - Status of the PLLRAW clock monitoring
- `cnt0` - Counter0 Value measure when error is generated
- `cnt1` - Counter1 Value measure when error is generated
- `valid` - Valid0 Value measure when error is generated

8.4.1.4 DCC Continuous clock monitoring

FILE: `dcc_ex3_continuous_monitoring_of_clock_syscfg.c`

This program demonstrates continuous monitoring of PLL Clock in the system using INTOSC2 as the reference clock. This would trigger an interrupt on any error, causing the decrement/ reload of counters to stop. The Dual-Clock Comparator Module 0 is used for the clock monitoring. The `clocksource0` is the reference clock ($F_{clk0} = 10\text{Mhz}$) and the `clocksource1` is the clock that needs to be monitored ($F_{clk1} = 100\text{Mhz}$). The `clock0` and `clock1 seed` are set automatically by the error tolerances defined in the sysconfig file included this project. For the sake of demo an un-realistic tolerance is assumed to generate an error on continuous monitoring.

Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

External Connections

- None

Watch Variables

- `status/result` - Status of the PLLRAW clock monitoring
- `cnt0` - Counter0 Value measure when error is generated
- `cnt1` - Counter1 Value measure when error is generated
- `valid` - Valid0 Value measure when error is generated

8.4.1.5 DCC Detection of clock failure

FILE: `dcc_ex4_clock_fail_detect.c`

This program demonstrates clock failure detection on continuous monitoring of the PLL Clock in the system using XTAL as the osc clock source. Once the oscillator clock fails, it would trigger a DCC error interrupt, causing the decrement/ reload of counters to stop. In this examples, the clock failure is simulated by turning off the XTAL oscillator. Once the ISR is serviced, the osc source is changed to INTOSC1 and the PLL is turned off.

The Dual-Clock Comparator Module 0 is used for the clock monitoring. The `clocksource0` is the reference clock ($F_{clk0} = 20\text{Mhz}$) and the `clocksource1` is the clock that needs to be monitored ($F_{clk1} = 120\text{Mhz}$). `Seed` is the value that gets loaded into the Counter.

In the current example, the XTAL is expected to be a Resonator running in Crystal mode which is later switched off to simulate the clock failure. If an SE Crystal is used, you will need to physically disconnect the clock on the board. Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

NOTE: In this device, by default, the XTAL is disabled and INTOSC2 is configured as the PLL source. To use XTAL (of frequency 20MHz) as the PLL source, update the device.h file with following changes :

- Comment the line #define USE_PLL_SRC_INTOSC
- Uncomment the line #define USE_PLL_SRC_XTAL If you are using a XTAL with different frequency, update the macros DEVICE_OSCSRC_FREQ, DEVICE_SETCLOCK_CFG, DEVICE_SYSCLK_FREQ accordingly.

To run this example, XTAL needs to be configured as PLL source.

External Connections

- None

Watch Variables

- status/result - Status of the clock failure detection

8.5 DCC Registers

This section describes the Dual Clock Comparator Registers.

Note

DCC is used by Boot ROM; hence, the register values can be different than the hardware reset value. You need to make sure to configure the values of these registers to the desired value before enabling DCC.

8.5.1 DCC Base Address Table

Table 8-1. DCC Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| Dcc0Regs | DCC_REGS | DCC0_BASE | 0x0005_E700 | YES |

8.5.2 DCC_REGS Registers

Table 8-2 lists the memory-mapped registers for the DCC_REGS registers. All register offset addresses not listed in **Table 8-2** should be considered as reserved locations and the register contents should not be modified.

Table 8-2. DCC_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|--|------------------|---------|
| 0h | DCCGCTRL | Starts / stops the counters. Clears the error signal. | Go | |
| 8h | DCCCNTSEED0 | Seed value for the counter attached to Clock Source 0. | Go | |
| Ch | DCCVALIDSEED0 | Seed value for the timeout counter attached to Clock Source 0. | Go | |
| 10h | DCCCNTSEED1 | Seed value for the counter attached to Clock Source 1. | Go | |
| 14h | DCCSTATUS | Specifies the status of the DCC Module. | Go | |
| 18h | DCCCNT0 | Value of the counter attached to Clock Source 0. | Go | |
| 1Ch | DCCVALID0 | Value of the valid counter attached to Clock Source 0. | Go | |
| 20h | DCCCNT1 | Value of the counter attached to Clock Source 1. | Go | |
| 24h | DCCCLKSRC1 | Selects the clock source for Counter 1. | Go | |
| 28h | DCCCLKSRC0 | Selects the clock source for Counter 0. | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 8-3** shows the codes that are used for access types in this section.

Table 8-3. DCC_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| R-1 | R -1 | Read Returns 1s |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

8.5.2.1 DCCGCTRL Register (Offset = 0h) [Reset = 00005555h]

DCCGCTRL is shown in [Figure 8-8](#) and described in [Table 8-4](#).

Return to the [Summary Table](#).

Starts / stops the counters. Clears the error signal.

Figure 8-8. DCCGCTRL Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|-----------|----|----|----|--------|----|----|----|--------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DONEENA | | | | SINGLESHT | | | | ERRENA | | | | DCCENA | | | |
| R/W-5h | | | | R/W-5h | | | | R/W-5h | | | | R/W-5h | | | |

Table 8-4. DCCGCTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-12 | DONEENA | R/W | 5h | DONE Enable Enables/disables the done interrupt signal, but has no effect on the done status flag in DCCSTAT register. 0101 The done signal is disabled Others The done signal is enabled Reset type: SYSRSn |
| 11-8 | SINGLESHT | R/W | 5h | Single-Shot Enable Enables/disables repetitive operation of the DCC. 1010: Stop counting when COUNTER0 and VALID0 both reach zero 1011: Reserved Others: Continuously repeat (until error) Reset type: SYSRSn |
| 7-4 | ERRENA | R/W | 5h | Error Enable Enables/disables the error signal. 0101 The error signal is disabled Others The error signal is enabled Reset type: SYSRSn |
| 3-0 | DCCENA | R/W | 5h | DCC Enable Starts and stops the operation of the DCC. 0101 Counters are stopped Others Counters are running Reset type: SYSRSn |

8.5.2.2 DCCCNTSEED0 Register (Offset = 8h) [Reset = 00000000h]

DCCCNTSEED0 is shown in [Figure 8-9](#) and described in [Table 8-5](#).

Return to the [Summary Table](#).

Seed value for the counter attached to Clock Source 0.

Figure 8-9. DCCCNTSEED0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | COUNTSEED0 | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 8-5. DCCCNTSEED0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-0 | COUNTSEED0 | R/W | 0h | Seed Value for Counter 0 Contains the seed value that gets loaded into Counter 0 (Clock Source 0). NOTE: Operating the DCC with '0' in the COUNTSEED0 register will result in undefined operation. Reset type: SYSRSn |

8.5.2.3 DCCVALIDSEED0 Register (Offset = Ch) [Reset = 00000000h]

DCCVALIDSEED0 is shown in [Figure 8-10](#) and described in [Table 8-6](#).

Return to the [Summary Table](#).

Seed value for the timeout counter attached to Clock Source 0.

Figure 8-10. DCCVALIDSEED0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | VALIDSEED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 8-6. DCCVALIDSEED0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-0 | VALIDSEED | R/W | 0h | Seed Value for Valid Duration Counter 0 Contains the seed value that gets loaded into the valid duration counter for Clock Source 0. NOTE: Operating the DCC with '0' in the VALIDSEED0 register will result in undefined operation. VALID0 defines a window in which COUNT1 expires. This window is meant to be at least four cycles wide. Do not program a value less than '4' into the VALID0 register. Reset type: SYSRSn |

8.5.2.4 DCCCNTSEED1 Register (Offset = 10h) [Reset = 00000000h]

DCCCNTSEED1 is shown in [Figure 8-11](#) and described in [Table 8-7](#).

Return to the [Summary Table](#).

Seed value for the counter attached to Clock Source 1.

Figure 8-11. DCCCNTSEED1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | COUNTSEED1 | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 8-7. DCCCNTSEED1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-0 | COUNTSEED1 | R/W | 0h | Seed Value for Counter 1 Contains the seed value that gets loaded into Counter 1 (Clock Source 1). NOTE: Operating the DCC with '0' in the COUNTSEED1 register will result in undefined operation. Reset type: SYSRSn |

8.5.2.5 DCCSTATUS Register (Offset = 14h) [Reset = 00000000h]

DCCSTATUS is shown in Figure 8-12 and described in Table 8-8.

Return to the [Summary Table](#).

Specifies the status of the DCC Module.

Figure 8-12. DCCSTATUS Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | DONE | ERR |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 8-8. DCCSTATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | DONE | R/W | 0h | <p>Single-Shot Done Flag Indicates when single-shot mode is complete without error. Writing a '1' to this bit clears the flag. 0 Single-shot mode has not completed. 1 Single-shot mode has completed. Reset type: SYSRSn</p> |
| 0 | ERR | R/W | 0h | <p>Error Flag Indicates whether or not an error has occurred. Writing a '1' to this bit clears the flag. 0 No errors have occurred. 1 An error has occurred. Reset type: SYSRSn</p> |

8.5.2.6 DCCCNT0 Register (Offset = 18h) [Reset = 00000000h]

DCCCNT0 is shown in [Figure 8-13](#) and described in [Table 8-9](#).

Return to the [Summary Table](#).

Value of the counter attached to Clock Source 0.

Figure 8-13. DCCCNT0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | COUNT0 | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | |

Table 8-9. DCCCNT0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-0 | COUNT0 | R | 0h | Current Value of Counter 0 Reset type: SYSRSn |

8.5.2.7 DCCVALID0 Register (Offset = 1Ch) [Reset = 00000000h]

DCCVALID0 is shown in [Figure 8-14](#) and described in [Table 8-10](#).

Return to the [Summary Table](#).

Value of the valid counter attached to Clock Source 0.

Figure 8-14. DCCVALID0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | VALID0 | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | |

Table 8-10. DCCVALID0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-0 | VALID0 | R | 0h | Current Value of Valid 0 Reset type: SYSRSn |

8.5.2.8 DCCCNT1 Register (Offset = 20h) [Reset = 00000000h]

DCCCNT1 is shown in [Figure 8-15](#) and described in [Table 8-11](#).

Return to the [Summary Table](#).

Value of the counter attached to Clock Source 1.

Figure 8-15. DCCCNT1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | COUNT1 | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | |

Table 8-11. DCCCNT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-0 | COUNT1 | R | 0h | Current Value of Counter 1 Reset type: SYSRSn |

8.5.2.9 DCCCLKSRC1 Register (Offset = 24h) [Reset = 00000000h]

DCCCLKSRC1 is shown in [Figure 8-16](#) and described in [Table 8-12](#).

Return to the [Summary Table](#).

Selects the clock source for Counter 1.

Figure 8-16. DCCCLKSRC1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----------|----|----|----|----|---------|----|----|----|----|----|----|--|--|--|--|--|--|--|--|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | | | | | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | | | | | |
| KEY | | | | RESERVED | | | | | CLKSRC1 | | | | | | | | | | | | | | | | | | |
| R-0/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 8-12. DCCCLKSRC1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-12 | KEY | R-0/W | 0h | Enables or Disables Clock Source Write for COUNT1 1010 The CLKSRC field selects the clock source for COUNT1. Others: Previous values retained new writes on register fields has no impact. Reset type: SYSRSn |
| 11-6 | RESERVED | R | 0h | Reserved |

Table 8-12. DCCCLKSRC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 5-0 | CLKSRC1 | R/W | 0h | <p>Clock Source Select for Counter 1 Specifies the clock source for COUNT1, when the KEY field enables this feature. Note: Any values not explicitly defined below are reserved. Reset type: SYRSRs</p> <p>0h (R/W) = Direct output of SYSPLL CLKOUT 1h (R/W) = Reserved 2h (R/W) = INTOSC1 output clock 3h (R/W) = INTOSC2 output clock 4h (R/W) = Reserved 5h (R/W) = Reserved 6h (R/W) = System clock 7h (R/W) = Reserved 8h (R/W) = Reserved 9h (R/W) = Input 15 of INPUTXBAR1 Ah (R/W) = Auxiliary clock input Bh (R/W) = Clock input to EPWM module Ch (R/W) = Bit clock for SPI and SCI modules Dh (R/W) = ADC conversion clock Eh (R/W) = Watchdog clock after dividers Fh (R/W) = CAN0 bit clock 10h (R/W) = Reserved 11h (R/W) = Reserved 12h (R/W) = Reserved 13h (R/W) = Reserved 14h (R/W) = Reserved 15h (R/W) = Reserved 16h (R/W) = Reserved 17h (R/W) = FCLK (divided clock) output from Flash wrapper 18h (R/W) = Input 11 of INPUTXBAR1 19h (R/W) = Input 12 of INPUTXBAR1 1Ah (R/W) = Reserved 1Bh (R/W) = Reserved 1Ch (R/W) = Reserved 1Dh (R/W) = Reserved 1Eh (R/W) = Reserved 1Fh (R/W) = Reserved</p> |

8.5.2.10 DCCCLKSRC0 Register (Offset = 28h) [Reset = 00000000h]

DCCCLKSRC0 is shown in [Figure 8-17](#) and described in [Table 8-13](#).

Return to the [Summary Table](#).

Selects the clock source for Counter 0.

Figure 8-17. DCCCLKSRC0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----------|----|----|----|----|----|----|----|---------|----|----|----|--|--|--|--|--|--|--|--|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | | | | | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | | | | | |
| KEY | | | | RESERVED | | | | | | | | CLKSRC0 | | | | | | | | | | | | | | | |
| R-0/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 8-13. DCCCLKSRC0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-12 | KEY | R-0/W | 0h | Enables or Disables Clock Source Write for COUNT0 1010: The CLKSRC0 field written with key gets updated to with new selection to clock COUNT0. Others: Previous values retained new writes on register fields has no impact. Reset type: SYSRSRs |
| 11-5 | RESERVED | R | 0h | Reserved |
| 4-0 | CLKSRC0 | R/W | 0h | Clock Source Select for Counter 0 Specifies the clock source for COUNT0, when the KEY field enables this feature. Note: All values not defined below are reserved. Reset type: SYSRSRs 0h (R/W) = Crystal oscillator output 1h (R/W) = INTOSC1 output 2h (R/W) = INTOSC2 output 4h (R/W) = TCK pin input 5h (R/W) = CPU1 system clock 8h (R/W) = Auxiliary clock input Ch (R/W) = Input 16 of INPUTXBAR1 Eh (R/W) = Reserved Fh (R/W) = Reserved |

8.5.3 DCC Registers to Driverlib Functions

Table 8-14. DCC Registers to Driverlib Functions

| File | Driverlib Function |
|--------------------|---------------------------|
| DCCGCTRL | |
| dcc.h | DCC_enableModule |
| dcc.h | DCC_disableModule |
| dcc.h | DCC_enableErrorSignal |
| dcc.h | DCC_enableDoneSignal |
| dcc.h | DCC_disableErrorSignal |
| dcc.h | DCC_disableDoneSignal |
| dcc.h | DCC_enableSingleShotMode |
| dcc.h | DCC_disableSingleShotMode |
| DCCCNTSEED0 | |
| dcc.h | DCC_setCounterSeeds |

Table 8-14. DCC Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|---------------------------|
| DCCVALIDSEED0 | |
| dcc.h | DCC_setCounterSeeds |
| DCCCNTSEED1 | |
| dcc.h | DCC_setCounterSeeds |
| DCCSTATUS | |
| dcc.h | DCC_getErrorStatus |
| dcc.h | DCC_getSingleShotStatus |
| dcc.h | DCC_clearErrorFlag |
| dcc.h | DCC_clearDoneFlag |
| sysctl.c | SysCtl_isPLLValid |
| DCCCNT0 | |
| dcc.h | DCC_getCounter0Value |
| DCCVALID0 | |
| dcc.h | DCC_getValidCounter0Value |
| DCCCNT1 | |
| dcc.h | DCC_getCounter1Value |
| DCCCLKSRC1 | |
| dcc.h | DCC_setCounter1ClkSource |
| dcc.h | DCC_getCounter1ClkSource |
| DCCCLKSRC0 | |
| dcc.h | DCC_setCounter0ClkSource |
| dcc.h | DCC_getCounter0ClkSource |

Chapter 9

General-Purpose Input/Output (GPIO)



The GPIO module controls the device's digital and analog I/O multiplexing, which uses shared pins to maximize application flexibility. The pins are named by the general-purpose I/O name (for example, GPIO0, GPIO25, GPIO58). These pins can be individually selected to operate as digital I/O (also called GPIO mode), or connected to one of several peripheral I/O signals. The input signals can be qualified to remove unwanted noise.

| | |
|---|------------|
| 9.1 Introduction..... | 655 |
| 9.2 Configuration Overview..... | 657 |
| 9.3 Digital Inputs on ADC Pins (AIOs)..... | 658 |
| 9.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)..... | 658 |
| 9.5 Digital General-Purpose I/O Control..... | 660 |
| 9.6 Input Qualification..... | 661 |
| 9.7 GPIO and Peripheral Muxing..... | 665 |
| 9.8 Internal Pullup Configuration Requirements..... | 669 |
| 9.9 Software..... | 670 |
| 9.10 GPIO Registers..... | 671 |

9.1 Introduction

Up to twelve independent peripheral signals are multiplexed on a single GPIO-enabled pin in addition to the CPU-controlled I/O capability. Each pin output can be controlled by either a peripheral or one of the CPU masters.

- CPU1

There are up to 8 possible I/O ports:

- Port A consists of GPIO0-GPIO31
- Port B consists of GPIO32-GPIO63
- Port C consists of GPIO64-GPIO95
- Port D consists of GPIO96-GPIO127
- Port E consists of GPIO128-GPIO159
- Port F consists of GPIO160-GPIO191
- Port G consists of GPIO192-GPIO223
- Port H consists of GPIO224-GPIO255

Note

Some GPIO and I/O ports can be unavailable on particular devices. See the *GPIO Registers* section for available GPIO and I/O ports.

The analog signals on this device are multiplexed with digital inputs and outputs. Some of these analog IO (AIO) pins do not have digital output capability. Others of these pins are analog pins capable of full digital input and output capability (AGPIO). Analog pins with AIO (digital input only) capability contain "AIO" signals in the Pin Attributes table of the device data sheet. Analog pins with full input and output capability (AGPIO pins) contain "GPIO" signals in the Pin Attributes table of the device data sheet. AGPIO pins also have pin names with both analog signals and GPIO in the name.

[Figure 9-1](#) shows the GPIO logic for a single pin.

There are two key features to note in [Figure 9-1](#). The first is that the input and output paths are entirely separate, connecting only at the pin. The second is that peripheral muxing takes place far from the pin. As a result, for the CPU to read the physical state of the pin independent of peripheral muxing is possible. Likewise, external interrupts can be generated from peripheral activity. All pin options such as input qualification and open-drain output are valid for all peripherals.

Note


JTAG uses a different signal path that does not support inversion or qualification.

GPIO18/X2 and GPIO19/X1 have different timings due to the load placed on them by the oscillator circuit. For information on using GPIO18/X2 and GPIO19/X1 as GPIOs, see the data sheet and the *Clocking* section of this document.

If digital signals with sharp edges (high dv/dt) are connected to the AIOs or AGPIOS, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs or AGPIOS if adjacent channels are being used for analog functions.

Note

In open-drain mode, the GPIO does not drive the pin high, the GPIO can only pull the pin low. Instead, use an external pull-up to the bus voltage to drive the high level. When open-drain mode is enabled, the value in the GPyDAT register still controls the pin state. Writing a value of 1 turns off the driver to allow the external pull-up to control the pin; writing a value of 0 pulls the pin to ground. The open-drain configuration is automatically used by peripherals such as I²C and PMBus (no need to enable open-drain mode locally). This mode can also be set manually by writing to the GPyODR register and can be used when there are multiple nodes on the same net to avoid the pin contention that a push-pull driver can cause.

**Figure 9-1. GPIO Logic for a Single Pin**

9.1.1 GPIO Related Collateral

Foundational Materials

- [C2000 Academy - GPIO](#)

Getting Started Materials

- [How to Maximize GPIO Usage in C2000 Devices Application Report](#)
- [\[FAQ\] C2000 GPIO FAQ](#)

9.2 Configuration Overview

I/O pin configuration consists of several steps:

1. **Plan the device pin-out:** Make a list of all required peripherals for the application. Using the peripheral mux information in the device data sheet, choose which GPIOs to use for the peripheral signals. Decide which of the remaining GPIOs to use as inputs and outputs.

Once the peripheral muxing has been chosen, implement the mux by writing the appropriate values to the GPyMUX1/2 and GPyGMUX1/2 registers. When changing the GPyGMUX value for a pin, always set the corresponding GPyMUX bits to zero first to avoid glitching in the muxes. By default, all pins are general-purpose I/Os, not peripheral signals, with the exception of GPIO35 and GPIO37.

2. **(Optional) Enable internal pullup resistors:** To enable or disable the pullup resistors, write to the appropriate bits in the GPIO pullup disable registers (GPyPUD). All pullups are disabled by default. Pullups can be used to keep input pins in a known state when there is no external signal driving them.
3. **Select input qualification:** If the pin is used as an input, specify the required input qualification, if any. The input qualification sampling period is selected in the GPyCTRL registers, while the type of qualification is selected in the GPyQSEL1 and GPyQSEL2 registers. By default, all qualification is synchronous with a sampling period equal to PLLSYSCLK, with the exception of GPIO35 and GPIO37. For an explanation of input qualification, see [Section 9.6](#).
4. **Select the direction of any general-purpose I/O pins:** For each pin configured as a GPIO, specify the direction of the pin as either input or output using the GPyDIR registers. By default, all GPIO pins are inputs. Before changing a pin to an output, load the output latch with the value to be driven by writing that value to the GPySET, GPyCLEAR, or GPyDAT registers. Once the latch is loaded, write to GPyDIR to change the pin direction. By default, all output latches are zero.

The GPyDAT_R register can be used to read what value was written to the GPyDAT register.

5. **Select low-power mode wake-up sources:** GPIOs 0-63 can be used to wake the system up from low power modes. To select one or more GPIOs for wake-up, write to the appropriate bits in the GPIOLOPMSEL0 and GPIOLOPMSEL1 registers. These registers are part of the CPU system register space. For more information on low-power modes and GPIO wake-up, see the Low-Power Modes section in the *System Control and Interrupts* chapter.
6. **Select external interrupt sources:** Configuring external interrupts is a two-step process. First, the interrupts themselves must be enabled and the polarity must be configured using the XINTnCR registers. Second, the XINT1-5 GPIO pins must be set by selecting the sources for Input X-BAR signals 4, 5, 6, 13, and 14, respectively. For more information on the Input X-BAR architecture, see the *Crossbar (X-BAR)* chapter.

9.3 Digital Inputs on ADC Pins (AIOs)

Some GPIOs are multiplexed with analog pins and only have digital input functionality. These are also referred to as AIOs. Pins with only an AIO option on this port can only function in input mode. See the device data sheet for list of AIO signals. By default, these pins function as analog pins and the GPIOs are in a high-impedance state. The GPxAMSEL register is used to configure these pins for digital or analog operation.

Note

If digital signals with sharp edges (high dv/dt) are connected to the AIOs, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs if adjacent channels are being used for analog functions.

9.4 Digital Inputs and Outputs on ADC Pins (AGPIOS)

Some GPIOs are multiplexed with analog pins and have digital input and output functionality. These are also referred to as AGPIOS. Unlike AIOs, AGPIOS have full input and output capability. By default, the AGPIOS are not connected and must be configured. [Table 9-1](#) shows how to configure the AGPIOS. To enable the analog functionality, set the register AGPIOCTRLx from analog subsystem. To enable the digital functionality, set the register GPxAMSEL from the *General-Purpose Input/Output (GPIO)* chapter.

Table 9-1. AGPIO Configuration

| AGPIOCTRLx.GPIOy (Default = 0) | GPxAMSEL.GPIOy (Default = 1) | Pin Connected To: | |
|-----------------------------------|---------------------------------|-------------------|------------------|
| | | ADC | GPIOy |
| 0 | 0 | - | Yes |
| 0 | 1 | - ⁽¹⁾ | - ⁽¹⁾ |
| 1 | 0 | - | Yes |
| 1 | 1 | Yes | - |

- (1) By default there are no signals connected to AGPIO pins. One of the other rows in the table must be chosen for pin functionality.
-

Note


If digital signals with sharp edges (high dv/dt) are connected to the AGPIOS, cross-talk can occur with adjacent analog signals. The user must therefore limit the edge rate of signals connected to AGPIOS, if adjacent channels are being used for analog functions.

The general schematic of analog subsystem with AGPIO implementation is illustrated in [Figure 9-2](#). The combinations of use cases for a specific analog input pin need special consideration are shown in [Table 9-2](#). The AGPIO analog pin path contains an extra series switch of 53Ω . This creates a low capacitance isolated node shared by the ADC and CMPSS Comparator as shown in [Figure 9-2](#). This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample and hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. As shown in [Table 9-2](#), special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO. To accommodate this potential disturbance the following workarounds can be implemented:

1. Use a different pin (that is AIO pin type) for analog channels which need both ADC and CMPSS together.
2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which filters the temporary disturbance.
3. Pre-condition the sample and hold capacitor of the ADC so the disturbance does not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal can be used if the false trip is inverted in polarity.

Table 9-2. The Combinations of Use Cases for a Specific Analog Input Pin

| Function Used on a Specific Analog Pin | Component Used | | | | |
|--|--------------------------|---|-----|-----|-----|
| CMPSS Comparator Input | Yes | - | Yes | - | Yes |
| ADC Sampling | Yes | Yes | - | Yes | Yes |
| AGPIO Analog Pin Type | Yes | Yes | Yes | - | - |
| AIO Analog Pin Type | - | - | - | Yes | Yes |
| Result | Workaround needed | No special analysis or workaround needed | | | |

**Figure 9-2. Analog Subsystem Block Diagram with AGPIO Implementation**

9.5 Digital General-Purpose I/O Control

The values on the pins that are configured as GPIO can be changed by using the following registers.

- **GPyDAT Registers**

Each I/O port has one data register. Each bit in the data register corresponds to one GPIO pin. No matter how the pin is configured (GPIO or peripheral function), the corresponding bit in the data register reflects the current state of the pin after qualification. Writing to the GPyDAT register clears or sets the corresponding output latch and if the pin is enabled as a general-purpose output (GPIO output), the pin is also driven either low or high. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin.

When using the GPyDAT register to change the level of an output pin, be cautious to not accidentally change the level of another pin. For example, to change the output latch level of GPIOA0 by writing to the GPADAT register bit 0 using a read-modify-write instruction, a problem can occur if another I/O port A signal changes level between the read and the write stage of the instruction. Following is an analysis of why this happens:

The GPyDAT registers reflect the state of the pin, not the latch. This means the register reflects the actual pin value. However, there is a lag between when the register is written to when the new pin value is reflected back in the register. This can pose a problem when this register is used in subsequent program statements to alter the state of GPIO pins. An example is shown below where two program statements attempt to drive two different GPIO pins that are currently low to a high state.

If Read-Modify-Write operations are used on the GPyDAT registers, because of the delay between the output and the input of the first instruction (I1), the second instruction (I2) reads the old value and writes the value back.

```
GpioDataRegs.GPADAT.bit.GPIO1 = 1; //I1 performs read-modify-write of GPADAT
GpioDataRegs.GPADAT.bit.GPIO2 = 1; //I2 also a read-modify-write of GPADAT
//GPADAT gets the old value of GPIO1 due to the delay
```

The second instruction waits for the first to finish the write due to the write-followed-by-read protection on this peripheral frame. There is some lag, however, between the write of (I1) and the GPyDAT bit reflecting the new value (1) on the pin. During this lag, the second instruction reads the old value of GPIO1 (0) and writes the value back along with the new value of GPIO2 (1). Therefore, GPIO1 pin stays low.

One answer is to put some NOPs between instructions. A better answer is to use the GPySET/GPyCLEAR/GPyTOGGLE registers instead of the GPyDAT registers. These registers always read back a 0 and writes of 0 have no effect. Only bits that need to be changed can be specified without disturbing any other bits that are currently in the process of changing.

- **GPyDAT_R Registers**

The GPyDAT_R registers are read only registers that return the value written to the GPyDAT registers instead of pin status. Writes to these registers have no effect.

- **GPySET Registers**

The set registers are used to drive specified GPIO pins high without disturbing other pins. Each I/O port has one set register and each bit corresponds to one GPIO pin. The set registers always read back 0. If the corresponding pin is configured as an output, then writing a 1 to that bit in the set register sets the output latch high and the corresponding pin is driven high. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the set registers has no effect.

- **GPyCLEAR Registers**

The clear registers are used to drive specified GPIO pins low without disturbing other pins. Each I/O port has one clear register. The clear registers always read back 0. If the corresponding pin is configured as a general-purpose output, then writing a 1 to the corresponding bit in the clear register clears the output latch and the pin is driven low. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the clear registers has no effect.

- **GPyTOGGLE Registers**

The toggle registers are used to drive specified GPIO pins to the opposite level without disturbing other pins. Each I/O port has one toggle register. The toggle registers always read back 0. If the corresponding pin is configured as an output, then writing a 1 to that bit in the toggle register flips the output latch and pulls the corresponding pin in the opposite direction. That is, if the output pin is driven low, then writing a 1 to the corresponding bit in the toggle register pulls the pin high. Likewise, if the output pin is high, then writing a 1 to the corresponding bit in the toggle register pulls the pin low. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the toggle registers has no effect.

9.6 Input Qualification

The input qualification scheme has been designed to be very flexible. Select the type of input qualification for each GPIO pin by configuring the GPyQSEL1 and GPyQSEL2 registers. In the case of a GPIO input pin, the qualification can be specified as only synchronized to SYSCLKOUT or qualification by a sampling window. For pins that are configured as peripheral inputs, the input can also be asynchronous in addition to synchronized to SYSCLKOUT or qualified by a sampling window. The remainder of this section describes the options available.

9.6.1 No Synchronization (Asynchronous Input)

This mode is used for peripherals where input synchronization is not required or the peripheral performs the synchronization. Examples include communication ports McBSP, SCI, SPI, and I²C. In addition, the ePWM trip zone (\overline{TZn}) signals can function independent of the presence of SYSCLKOUT.

Note

Using input synchronization when the peripheral performs the synchronization can cause unexpected results. The user must make sure that the GPIO pin is configured for asynchronous in this case.

9.6.2 Synchronization to SYSCLKOUT Only

This is the default qualification mode of all the pins at reset. In this mode, the input signal is only synchronized to the system clock (SYSCLKOUT). Because the incoming signal is asynchronous, a SYSCLKOUT period of delay is needed for the input to the device to be changed. No further qualification is performed on the signal.

9.6.3 Qualification Using a Sampling Window

In this mode, the signal is first synchronized to the system clock (SYSCLKOUT) and then qualified by a specified number of cycles before the input is allowed to change. Figure 9-3 and Figure 9-4 show how the input qualification is performed to eliminate unwanted noise. Two parameters are specified by the user for this type of qualification: 1) the sampling period, or how often the signal is sampled, and 2) the number of samples to be taken.




Figure 9-3. Input Qualification Using a Sampling Window

Time between samples (sampling period):

To qualify the signal, the input signal is sampled at a regular period. The sampling period is specified by the user and determines the time duration between samples, or how often the signal is sampled, relative to the CPU clock (SYSCLKOUT).

The sampling period is specified by the qualification period (QUALPRD n) bits in the GPxCTRL register. The sampling period is configurable in groups of 8 input signals. For example, GPIO0 to GPIO7 use GPACTRL[QUALPRD0] setting and GPIO8 to GPIO15 use GPACTRL[QUALPRD1]. Table 9-3 and Table 9-4 show the relationship between the sampling period or sampling frequency and the GPxCTRL[QUALPRD n] setting.

Table 9-3. Sampling Period

| Sampling Period | |
|------------------------------|---|
| If GPxCTRL[QUALPRD n] = 0 | $1 \times T_{SYSCLKOUT}$ |
| If GPxCTRL[QUALPRD n] ≠ 0 | $2 \times GPxCTRL[QUALPRDn] \times T_{SYSCLKOUT}$ Where $T_{SYSCLKOUT}$ is the period in time of SYSCLKOUT |

Table 9-4. Sampling Frequency

| Sampling Frequency | |
|------------------------------|---|
| If GPxCTRL[QUALPRD n] = 0 | $f_{SYSCLKOUT}$ |
| If GPxCTRL[QUALPRD n] ≠ 0 | $f_{SYSCLKOUT} \times 1 \div (2 \times GPxCTRL[QUALPRDn])$ Where $f_{SYSCLKOUT}$ is the frequency of SYSCLKOUT |

From these equations, the minimum and maximum time between samples can be calculated for a given SYSCLKOUT frequency:

Example: Maximum Sampling Frequency:

If $\text{GPxCTRL[QUALPRDn]} = 0$

then the sampling frequency is $f_{\text{SYSCLKOUT}}$

If, for example, $f_{\text{SYSCLKOUT}} = 60\text{MHz}$

then the signal is sampled at 60MHz or one sample every 16.67ns.

Example: Minimum Sampling Frequency:

If $\text{GPxCTRL[QUALPRDn]} = 0xFF$ (255)

then the sampling frequency is $f_{\text{SYSCLKOUT}} \times 1 \div (2 \times \text{GPxCTRL[QUALPRDn]})$

If, for example, $f_{\text{SYSCLKOUT}} = 60\text{MHz}$

then the signal is sampled at $60\text{MHz} \times 1 \div (2 \times 255)$ (117.647kHz) or one sample every 8.5 μs .

Number of samples:

The number of times the signal is sampled is either three samples or six samples as specified in the qualification selection (GPyQSEL1, GPyQSEL2) registers. When three or six consecutive cycles are the same, then the input change is passed through to the device.

Total Sampling-Window Width:

The sampling window is the time during which the input signal is sampled as shown in [Figure 9-4](#). By using the equation for the sampling period, along with the number of samples to be taken, the total width of the window can be determined.

For the input qualifier to detect a change in the input, the level of the signal must be stable for the duration of the sampling-window width or longer.

The number of sampling periods within the window is always one less than the number of samples taken. For a three-sample window, the sampling-window width is two sampling-periods wide where the sampling period is defined in [Table 9-3](#). Likewise, for a six-sample window, the sampling-window width is five sampling-periods wide. [Table 9-5](#) and [Table 9-6](#) show the calculations used to determine the total sampling-window width based on GPxCTRL[QUALPRDn] and the number of samples taken.

Table 9-5. Case 1: Three-Sample Sampling-Window Width

| Total Sampling-Window Width | |
|--------------------------------------|---|
| If $\text{GPxCTRL[QUALPRDn]} = 0$ | $2 \times T_{\text{SYSCLKOUT}}$ |
| If $\text{GPxCTRL[QUALPRDn]} \neq 0$ | $2 \times 2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$ Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT |

Table 9-6. Case 2: Six-Sample Sampling-Window Width

| Total Sampling-Window Width | |
|--------------------------------------|---|
| If $\text{GPxCTRL[QUALPRDn]} = 0$ | $5 \times T_{\text{SYSCLKOUT}}$ |
| If $\text{GPxCTRL[QUALPRDn]} \neq 0$ | $5 \times 2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$ Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT |

Note

The external signal change is asynchronous with respect to both the sampling period and SYSCLKOUT. Due to the asynchronous nature of the external signal, the input must be held stable for a time greater than the sampling-window width to make sure the logic detects a change in the signal. The extra time required can be up to an additional sampling period + $T_{SYSCLKOUT}$.

The required duration for an input signal to be stable for the qualification logic to detect a change is described in the data sheet.

Example Qualification Window:

For the example shown in [Figure 9-4](#), the input qualification has been configured as follows:

- GPxQSEL1/2 = 1,0. This indicates a six-sample qualification.
- GPxCTRL[QUALPRDn] = 1. The sampling period is $t_w(SP) = 2 \times GPxCTRL[QUALPRDn] \times T_{SYSCLKOUT} = 2 \times T_{SYSCLKOUT}$.

This configuration results in the following:

- The width of the sampling window is:

$$t_w(IQSW) = 5 \times t_w(SP) = 5 \times 2 \times GPxCTRL[QUALPRDn] \times T_{SYSCLKOUT} = 5 \times 2 \times T_{SYSCLKOUT}$$

- If, for example, $T_{SYSCLKOUT} = 16.67\text{ns}$, then the duration of the sampling window is:


$$\text{Sampling period, } t_w(SP) = 2 \times T_{SYSCLKOUT} = 2 \times 16.67\text{ns} = 33.3\text{ns}$$

$$\text{Sampling window, } t_w(IQSW) = 5 \times t_w(SP) = 5 \times 33.3\text{ns} = 166.7\text{ns}$$

- To account for the asynchronous nature of the input relative to the sampling period and SYSCLKOUT, up to a single additional sampling period and SYSCLK period is required to detect a change in the input signal. For this example:

$$t_w(IQSW) + t_w(SP) + T_{SYSCLKOUT} = 166.7\text{ns} + 33.3\text{ns} + 16.67\text{ns} = 216.7\text{ns}$$

- In [Figure 9-4](#), the glitch (A) is shorter than the qualification window and is ignored by the input qualifier.



A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value "n", the qualification sampling period is $2n$ SYSCLKOUT cycles (i.e., at every $2n$ SYSCLKOUT cycles, the GPIO pin will be sampled).

B. The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.

C. The qualification block can take either three or six samples. The QUAL_SEL Register selects which sample mode is used.

D. In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or greater. In other words, the inputs should be stable for $(5 \times \text{QUALPRD} \times 2)$ SYSCLKOUT cycles. That would ensure 5 sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide pulse ensures reliable recognition.

Figure 9-4. Input Qualifier Clock Cycles

9.7 GPIO and Peripheral Muxing

9.7.1 GPIO Muxing

Up to twelve different peripheral functions are multiplexed to each pin along with a general-purpose input/output (GPIO) function. This allows you to choose the peripheral mix and pinout that works best for your particular application. Refer to [Table 9-7](#) for muxing combinations and definitions.

Table 9-7. GPIO Muxed Pins

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|--------------|--------------|-------------|--------------|-------------|--------------|--------------|--------------|------------|-------------|-----------|---------|-----|
| GPIO0 | EPWM1_A | CANA_RX | OUTPUTXBAR7 | SCIA_RX | I2CA_SDA | SPIA_STE | | MCAN_RX | | EQEP1_INDEX | | EPWM3_A | |
| GPIO1 | EPWM1_B | | | SCIA_TX | I2CA_SCL | SPIA_SOMI | EQEP1_STROBE | MCAN_TX | | | | EPWM3_B | |
| GPIO2 | EPWM2_A | | | OUTPUTXBAR1 | PMBUSA_SDA | SPIA_SIMO | SCIA_TX | | I2CB_SDA | | CANA_TX | EPWM4_A | |
| GPIO3 | EPWM2_B | OUTPUTXBAR2 | | OUTPUTXBAR2 | PMBUSA_SCL | SPIA_CLK | SCIA_RX | | I2CB_SCL | | CANA_RX | EPWM4_B | |
| GPIO4 | EPWM3_A | I2CA_SCL | MCAN_TX | OUTPUTXBAR3 | CANA_TX | | EQEP2_STROBE | | | | SPIA_SOMI | EPWM1_A | |
| GPIO5 | EPWM3_B | I2CA_SDA | OUTPUTXBAR3 | MCAN_RX | CANA_RX | SPIA_STE | | | SCIA_RX | | | EPWM1_B | |
| GPIO6 | EPWM4_A | OUTPUTXBAR4 | SYNCOUT | EQEP1_A | | | | | | | | EPWM2_A | |
| GPIO7 | EPWM4_B | EPWM2_A | OUTPUTXBAR5 | EQEP1_B | | SPIA_SIMO | | | SCIA_TX | | CANA_TX | EPWM2_B | |
| GPIO8 | EPWM5_A | | ADCSOCACO | EQEP1_STROBE | SCIA_TX | SPIA_SIMO | I2CA_SCL | | | | | | |
| GPIO9 | EPWM5_B | SCIB_TX | OUTPUTXBAR6 | EQEP1_INDEX | SCIA_RX | SPIA_CLK | | | | | I2CB_SCL | | |
| GPIO10 | EPWM6_A | | ADCSOCBCO | EQEP1_A | SCIB_TX | SPIA_SOMI | I2CA_SDA | | | | | | |
| GPIO11 | EPWM6_B | CANA_RX | OUTPUTXBAR7 | EQEP1_B | SCIB_RX | SPIA_STE | | | EQEP2_A | SPIA_SIMO | | | |
| GPIO12 | EPWM7_A | | MCAN_RX | EQEP1_STROBE | SCIB_TX | PMBUSA_CTL | | | SPIA_CLK | CANA_RX | | | |
| GPIO13 | EPWM7_B | | MCAN_TX | EQEP1_INDEX | SCIB_RX | PMBUSA_ALERT | | | SPIA_SOMI | CANA_TX | | | |
| GPIO14 | | SCIB_TX | | I2CB_SDA | OUTPUTXBAR3 | PMBUSA_SDA | | EQEP2_A | | | EPWM3_A | | |
| GPIO15 | | SCIB_RX | | I2CB_SCL | OUTPUTXBAR4 | PMBUSA_SCL | | EQEP2_B | | | EPWM3_B | | |
| GPIO16 | SPIA_SIMO | | OUTPUTXBAR7 | EPWM5_A | SCIA_RX | | EQEP1_STROBE | PMBUSA_SCL | XCLKOUT | EQEP2_B | | | |
| GPIO17 | SPIA_SOMI | | OUTPUTXBAR8 | EPWM5_B | SCIA_RX | | EQEP1_INDEX | PMBUSA_SDA | CANA_RX | | EPWM6_A | | |
| GPIO18 | SPIA_CLK | SCIB_TX | CANA_RX | EPWM6_A | I2CA_SCL | | EQEP2_A | PMBUSA_CTL | XCLKOUT | | | | X2 |
| GPIO19 | SPIA_STE | SCIB_RX | CANA_TX | EPWM6_B | I2CA_SDA | | EQEP2_B | PMBUSA_ALERT | | | | | X1 |
| GPIO20 | EQEP1_A | | CANA_TX | | SPIA_SIMO | | MCAN_RX | | I2CA_SCL | | | SCIC_TX | |
| GPIO21 | EQEP1_B | | CANA_RX | | SPIA_SOMI | | MCAN_RX | | I2CA_SDA | | | SCIC_RX | |
| GPIO22 | EQEP1_STROBE | | SCIB_TX | | | | LINA_RX | | | | | EPWM4_A | |
| GPIO23 | EQEP1_INDEX | | SCIB_RX | | | | LINA_RX | | | | | EPWM4_B | |
| GPIO24 | OUTPUTXBAR1 | EQEP2_A | SPIA_STE | EPWM4_A | SPIA_SIMO | | | PMBUSA_SCL | SCIA_RX | ERRORSTS | | | |
| GPIO25 | OUTPUTXBAR2 | EQEP2_B | | EQEP1_A | | | | PMBUSA_SDA | SCIA_RX | | | | |
| GPIO26 | OUTPUTXBAR3 | EQEP2_INDEX | | OUTPUTXBAR3 | | | | PMBUSA_CTL | I2CA_SDA | | | | |
| GPIO27 | OUTPUTXBAR4 | EQEP2_STROBE | | OUTPUTXBAR4 | | | | PMBUSA_ALERT | I2CA_SCL | | | | |
| GPIO28 | SCIA_RX | | EPWM7_A | OUTPUTXBAR5 | EQEP1_A | | EQEP2_STROBE | LINA_RX | SPIA_CLK | ERRORSTS | I2CB_SDA | | |
| GPIO29 | SCIA_TX | | EPWM7_B | OUTPUTXBAR6 | EQEP1_B | | EQEP2_INDEX | LINA_RX | SPIA_STE | ERRORSTS | I2CB_SCL | | |
| GPIO30 | CANA_RX | | OUTPUTXBAR7 | EQEP1_STROBE | | | | MCAN_RX | EPWM1_A | | | | |
| GPIO31 | CANA_TX | | OUTPUTXBAR8 | EQEP1_INDEX | | | | MCAN_TX | EPWM1_B | | | | |
| GPIO32 | I2CA_SDA | EQEP1_INDEX | SPIA_CLK | EPWM4_B | LINA_RX | | | CANA_RX | PMBUSA_SDA | ADCSOCBO | | | |

Table 9-7. GPIO Muxed Pins (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|--------------------|-------------|-----------|-------------|--------------|------------|----------|--------------|--------------|--------------|-----------|-------------|-----------|------------|
| GPIO33 | I2CA_SCL | | | OUTPUTXBAR4 | LINA_RX | | | CANA_RX | EQEP2_B | ADCSOCDAO | | | |
| GPIO34 | OUTPUTXBAR1 | | | | PMBUSA_SDA | | | | | | I2CB_SDA | | |
| GPIO35 | SCIA_RX | SPIA_SOMI | I2CA_SDA | CANA_RX | PMBUSA_SCL | LINA_RX | EQEP1_A | PMBUSA_CTL | EPWM5_B | | | TDI | |
| GPIO37 | OUTPUTXBAR2 | SPIA_STE | I2CA_SCL | SCIA_TX | CANA_TX | LINA_TX | EQEP1_B | PMBUSA_ALERT | EPWM5_A | | | TDO | |
| GPIO39 | | | | | MCAN_RX | | EQEP2_INDEX | | | SYNCOUT | EQEP1_INDEX | | |
| GPIO40 | | | | EPWM2_B | PMBUSA_SDA | | SCIB_RX | EQEP1_A | | | | | |
| GPIO41 | EPWM7_A | | | EPWM2_A | PMBUSA_SCL | | SCIB_RX | EQEP1_B | | | | | |
| GPIO42 | | LINA_RX | OUTPUTXBAR5 | PMBUSA_CTL | I2CA_SDA | SCIC_RX | | EQEP1_STROBE | | | | | |
| GPIO43 | | | OUTPUTXBAR6 | PMBUSA_ALERT | I2CA_SCL | SCIC_TX | PMBUSA_ALERT | EQEP1_INDEX | | | | | |
| GPIO44 | | | OUTPUTXBAR7 | EQEP1_A | PMBUSA_SDA | | PMBUSA_CTL | | | | | | |
| GPIO45 | | | OUTPUTXBAR8 | | | | PMBUSA_ALERT | | | | | | |
| GPIO46 | | | LINA_TX | MCAN_TX | | | PMBUSA_SDA | | | | | | |
| GPIO48 | OUTPUTXBAR3 | | CANA_TX | MCAN_TX | SCIA_RX | | PMBUSA_SDA | | | | | | |
| GPIO49 | OUTPUTXBAR4 | | CANA_RX | MCAN_RX | SCIA_RX | | LINA_RX | | | | | | |
| GPIO224 | | | | OUTPUTXBAR3 | SPIA_SIMO | | EPWM1_A | CANA_TX | EQEP1_A | | SCIC_TX | | |
| GPIO226 | | | LINA_RX | EPWM6_A | SPIA_CLK | | EPWM1_B | | EQEP1_STROBE | | SCIC_RX | | |
| GPIO227 | I2CB_SCL | | EPWM3_A | OUTPUTXBAR1 | EPWM2_B | | | | | | | | |
| GPIO228 | | | ADCSOCDAO | CANA_TX | SPIA_SOMI | | EPWM2_B | | EQEP1_B | | | | |
| GPIO230 | I2CB_SDA | | EPWM3_B | CANA_RX | EPWM2_A | I2CA_SDA | PMBUSA_SCL | | | | | | |
| GPIO242 | | | | OUTPUTXBAR2 | SPIA_STE | | EPWM4_A | CANA_RX | EQEP1_INDEX | | | | |
| AIO225 | | | | | | | | | | | | | |
| AIO231 | | | | | | | | | | | | | |
| AIO232 | | | | | | | | | | | | | |
| AIO233 | | | | | | | | | | | | | |
| AIO237 | | | | | | | | | | | | | |
| AIO238 | | | | | | | | | | | | | |
| AIO239 | | | | | | | | | | | | | |
| AIO241 | | | | | | | | | | | | | |
| AIO244 | | | | | | | | | | | | | |
| AIO245 | | | | | | | | | | | | | |

9.7.2 Peripheral Muxing

For example, multiplexing for the GPIO6 pin is controlled by writing to GPAGMUX[13:12] and GPAMUX[13:12]. By writing to these bits, GPIO6 is configured as either a general-purpose digital I/O or one of several different peripheral functions. An example of GPyGMUX and GPyMUX selection and options for a single GPIO are shown in [Table 9-8](#).

Note

The following table is for example only. Refer to the device data sheet to check the availability of GPIO6 on this device. If GPIO6 is available, the functions mentioned in the table may not match the actual functions available. See [Section 9.7.1](#) for correct list of GPIOs and corresponding mux options for this device.

Table 9-8. GPIO and Peripheral Muxing

| GPAGMUX1[13:12] | GPAMUX1[13:12] | Pin Functionality |
|-----------------|----------------|-------------------|
| 00 | 00 | GPIO6 |
| 00 | 01 | Peripheral 1 |
| 00 | 10 | Peripheral 2 |
| 00 | 11 | Peripheral 3 |
| 01 | 00 | GPIO6 |
| 01 | 01 | Peripheral 4 |
| 01 | 10 | Peripheral 5 |
| 01 | 11 | |
| 10 | 00 | GPIO6 |
| 10 | 01 | |
| 10 | 10 | Peripheral 6 |
| 10 | 11 | Peripheral 7 |
| 11 | 00 | GPIO6 |
| 11 | 01 | Peripheral 8 |
| 11 | 10 | Peripheral 9 |
| 11 | 11 | Peripheral 10 |

The devices have different multiplexing schemes. If a peripheral is not available on a particular device, that mux selection is reserved on that device and must not be used.

CAUTION

If a reserved GPIO mux configuration that is not mapped to either a peripheral or GPIO mode is selected, the state of the pin is undefined and the pin is driven. Unimplemented configurations are for future expansion and must not be selected. In the device mux table (see the data sheet), these options are indicated as Reserved or left blank.

Some peripherals can be assigned to more than one pin by way of the mux registers. For example, OUTPUTXBAR1 can be assigned to GPIOs p, q, or r (where p, q, and r are example GPIO numbers), depending on individual system requirements. An example of this is shown in [Table 9-9](#).

Note

The following table is for example only. Bit ranges cannot correspond to OUTPUTXBAR1 on this device. See [Section 9.7.1](#) for correct list of GPIOs and corresponding mux options for this device.

If none or more than one of the GPIO pins is configured as peripheral input pins, then that GPIO is set to a hard-wired default value.

Table 9-9. Peripheral Muxing (Multiple Pins Assigned)

| GMUX Configuration | MUX Configuration | |
|--------------------|--------------------|-------------------|
| Choice 1: GPIOp | GPyGMUX1[5:4]=01 | GPyMUX1[5:4]=01 |
| or Choice 2: GPIOq | GPyGMUX2[17:16]=00 | GPyMUX2[17:16]=01 |
| or Choice 3: GPIOr | GPyGMUX1[7:6]=01 | GPyMUX1[7:6]=01 |

9.8 Internal Pullup Configuration Requirements

On reset, GPIOs are in input mode and have the internal pullups disabled. An un-driven input can float to a mid-rail voltage and cause wasted shoot-through current on the input buffer. The user must always put each GPIO in one of these configurations:

- Input mode and driven on the board by another component to a level above V_{ih} or below V_{il}
- Input mode with GPIO internal pullup enabled
- Output mode

On devices with lesser pin count packages, pull-ups on unbonded GPIOs are by default enabled to prevent floating inputs. The user must take care to avoid disabling these pullups in the application code.

On devices with larger pin count packages, the pullups for any internally unbonded GPIO must be enabled to prevent floating inputs. TI has provided functions in controlSUITE/C2000Ware that users can call to enable the pullup on any unbonded GPIO for the package in use. This function, `GPIO_EnabledUnbondedIOPullups()`, resides in the `(Device)_Sysctrl.c` file and is called by default from `InitSysCtrl()`. The user must take care to avoid disabling these pullups in the application code.

9.9 Software

9.9.1 GPIO Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/gpio

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

9.9.1.1 Device GPIO Setup

FILE: gpio_ex1_setup.c

Configures the device GPIO into two different configurations. This code is verbose to illustrate how the GPIO could be setup. In a real application, lines of code can be combined for improved code size and efficiency.

This example only sets-up the GPIO. Nothing is actually done with the pins after setup.

In general:

- All pullup resistors are enabled. For ePWMS this may not be desired.
- Input qual for communication ports (SPI, SCI, I2C) is asynchronous
- Input qual for Trip pins (TZ) is asynchronous
- Input qual for eCAP and eQEP signals is synch to SYSCLKOUT
- Input qual for some I/O's and __interrupts may have a sampling window

9.9.1.2 Device GPIO Toggle

FILE: gpio_ex2_toggle.c

Configures the device GPIO through the sysconfig file. The GPIO pin is toggled in the infinite loop. In order to migrate the project within syscfg to any device, click the switch button under the device view and select your corresponding device to migrate, saving the project will auto-migrate your project settings.

: This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example.

9.9.1.3 Device GPIO Interrupt

FILE: gpio_ex3_interrupt.c

Configures the device GPIOs through the sysconfig file. One GPIO output pin, and one GPIO input pin is configured. The example then configures the GPIO input pin to be the source of an external interrupt which toggles the GPIO output pin.

9.9.1.4 External Interrupt (XINT)

FILE: gpio_ex4_aio_external_interrupt.c

In this example AIO pins are configured as digital inputs. Two other GPIO signals (connected externally to AIO pins) are toggled in software to trigger external interrupt through AIO224 and AIO225 (AIO224 assigned to XINT1 and AIO225 assigned to XINT2). The user is required to externally connect these signals for the program to work properly. Each interrupt is fired in sequence: XINT1 first and then XINT2.

- GPIO5 will go high outside of the interrupts and low within the interrupts. This signal can be monitored on a scope. *ExternalConnections*
- Connect GPIO0 to AIO224. AIO224 will be assigned to XINT1
- Connect GPIO1 to AIO225. AIO225 will be assigned to XINT2
- GPIO5 can be monitored on an oscilloscope

Watch Variables

- xint1Count for the number of times through XINT1 interrupt

- xint2Count for the number of times through XINT2 interrupt
- loopCount for the number of times through the idle loop

9.9.2 LED Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/led

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

9.10 GPIO Registers

This section describes the General-Purpose Input/Output Registers.

9.10.1 GPIO Base Address Table

Table 9-10. GPIO Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|------------------|---------------------|-------------------|--------------|--------------------|
| Instance | Structure | | | |
| GpioCtrlRegs | GPIO_CTRL_REGS | GPIOCTRL_BASE | 0x0000_7C00 | YES |
| GpioDataRegs | GPIO_DATA_REGS | GPIODATA_BASE | 0x0000_7F00 | YES |
| GpioDataReadRegs | GPIO_DATA_READ_REGS | GPIODATAREAD_BASE | 0x0000_7F80 | YES |

9.10.2 GPIO_CTRL_REGS Registers

Table 9-11 lists the memory-mapped registers for the GPIO_CTRL_REGS registers. All register offset addresses not listed in **Table 9-11** should be considered as reserved locations and the register contents should not be modified.

Table 9-11. GPIO_CTRL_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|---|------------------|---------|
| 0h | GPACTRL | GPIO A Qualification Sampling Period Control (GPIO0 to 31) | EALLOW | Go |
| 2h | GPAQSEL1 | GPIO A Qualifier Select 1 Register (GPIO0 to 15) | EALLOW | Go |
| 4h | GPAQSEL2 | GPIO A Qualifier Select 2 Register (GPIO16 to 31) | EALLOW | Go |
| 6h | GPAMUX1 | GPIO A Mux 1 Register (GPIO0 to 15) | EALLOW | Go |
| 8h | GPAMUX2 | GPIO A Mux 2 Register (GPIO16 to 31) | EALLOW | Go |
| Ah | GPADIR | GPIO A Direction Register (GPIO0 to 31) | EALLOW | Go |
| Ch | GPAPUD | GPIO A Pull Up Disable Register (GPIO0 to 31) | EALLOW | Go |
| 10h | GPAINV | GPIO A Input Polarity Invert Registers (GPIO0 to 31) | EALLOW | Go |
| 12h | GPAODR | GPIO A Open Drain Output Register (GPIO0 to GPIO31) | EALLOW | Go |
| 14h | GPAAMSEL | GPIO A Analog Mode Select register (GPIO0 to GPIO31) | EALLOW | Go |
| 20h | GPAGMUX1 | GPIO A Peripheral Group Mux (GPIO0 to 15) | EALLOW | Go |
| 22h | GPAGMUX2 | GPIO A Peripheral Group Mux (GPIO16 to 31) | EALLOW | Go |
| 3Ch | GPALOCK | GPIO A Lock Configuration Register (GPIO0 to 31) | EALLOW | Go |
| 3Eh | GPACR | GPIO A Lock Commit Register (GPIO0 to 31) | EALLOW | Go |
| 40h | GPBCTRL | GPIO B Qualification Sampling Period Control (GPIO32 to 63) | EALLOW | Go |
| 42h | GPBQSEL1 | GPIO B Qualifier Select 1 Register (GPIO32 to 47) | EALLOW | Go |
| 44h | GPBQSEL2 | GPIO B Qualifier Select 2 Register (GPIO48 to 63) | EALLOW | Go |
| 46h | GPBMUX1 | GPIO B Mux 1 Register (GPIO32 to 47) | EALLOW | Go |
| 48h | GPBMUX2 | GPIO B Mux 2 Register (GPIO48 to 63) | EALLOW | Go |
| 4Ah | GPBDIR | GPIO B Direction Register (GPIO32 to 63) | EALLOW | Go |
| 4Ch | GPBPUD | GPIO B Pull Up Disable Register (GPIO32 to 63) | EALLOW | Go |
| 50h | GPBINV | GPIO B Input Polarity Invert Registers (GPIO32 to 63) | EALLOW | Go |
| 52h | GPBODR | GPIO B Open Drain Output Register (GPIO32 to GPIO63) | EALLOW | Go |
| 54h | GPBAMSEL | GPIO B Analog Mode Select register (GPIO32 to GPIO63) | EALLOW | Go |
| 60h | GPBGMUX1 | GPIO B Peripheral Group Mux (GPIO32 to 47) | EALLOW | Go |
| 62h | GPBGMUX2 | GPIO B Peripheral Group Mux (GPIO48 to 63) | EALLOW | Go |
| 7Ch | GPBLOCK | GPIO B Lock Configuration Register (GPIO32 to 63) | EALLOW | Go |
| 7Eh | GPBCR | GPIO B Lock Commit Register (GPIO32 to 63) | EALLOW | Go |
| 1C0h | GPHCTRL | GPIO H Qualification Sampling Period Control (GPIO224 to 255) | EALLOW | Go |
| 1C2h | GPHQSEL1 | GPIO H Qualifier Select 1 Register (GPIO224 to 239) | EALLOW | Go |

Table 9-11. GPIO_CTRL_REGS Registers (continued)

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|---|------------------|---------|
| 1C4h | GPHQSEL2 | GPIO H Qualifier Select 2 Register (GPIO240 to 255) | EALLOW | Go |
| 1C6h | GPHMUX1 | GPIO H Mux 1 Register (GPIO224 to 239) | EALLOW | Go |
| 1C8h | GPHMUX2 | GPIO H Mux 2 Register (GPIO240 to 255) | EALLOW | Go |
| 1CAh | GPHDIR | GPIO H Direction Register (GPIO224 to 255) | EALLOW | Go |
| 1CCh | GPHPUD | GPIO H Pull Up Disable Register (GPIO224 to 255) | EALLOW | Go |
| 1D0h | GPHINV | GPIO H Input Polarity Invert Registers (GPIO224 to 255) | EALLOW | Go |
| 1D2h | GPHODR | GPIO H Open Drain Output Register (GPIO224 to GPIO255) | EALLOW | Go |
| 1D4h | GPHAMSEL | GPIO H Analog Mode Select register (GPIO224 to GPIO255) | EALLOW | Go |
| 1E0h | GPHGMUX1 | GPIO H Peripheral Group Mux (GPIO224 to 239) | EALLOW | Go |
| 1E2h | GPHGMUX2 | GPIO H Peripheral Group Mux (GPIO240 to 255) | EALLOW | Go |
| 1FCh | GPHLOCK | GPIO H Lock Configuration Register (GPIO224 to 255) | EALLOW | Go |
| 1FEh | GPHCR | GPIO H Lock Commit Register (GPIO224 to 255) | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. [Table 9-12](#) shows the codes that are used for access types in this section.

Table 9-12. GPIO_CTRL_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| Write Type | | |
| W | W | Write |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

9.10.2.1 GPACTRL Register (Offset = 0h) [Reset = 00000000h]

GPACTRL is shown in [Figure 9-5](#) and described in [Table 9-13](#).

Return to the [Summary Table](#).

GPIO A Qualification Sampling Period Control (GPIO0 to 31)

Figure 9-5. GPACTRL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----------|----|----|----|----|----|----------|----|----|----|----|----|----------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| QUALPRD3 | | | | | | QUALPRD2 | | | | | | QUALPRD1 | | | | | | QUALPRD0 | | | | | | | | | | | | | |
| R/W-0h | | | | | | R/W-0h | | | | | | R/W-0h | | | | | | R/W-0h | | | | | | | | | | | | | |

Table 9-13. GPACTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-24 | QUALPRD3 | R/W | 0h | Qualification sampling period for GPIO24 to GPIO31: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |
| 23-16 | QUALPRD2 | R/W | 0h | Qualification sampling period for GPIO16 to GPIO23: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |
| 15-8 | QUALPRD1 | R/W | 0h | Qualification sampling period for GPIO8 to GPIO15: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |
| 7-0 | QUALPRD0 | R/W | 0h | Qualification sampling period for GPIO0 to GPIO7: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |

9.10.2.2 GPAQSEL1 Register (Offset = 2h) [Reset = 00000000h]

GPAQSEL1 is shown in [Figure 9-6](#) and described in [Table 9-14](#).

Return to the [Summary Table](#).

GPIO A Qualifier Select 1 Register (GPIO0 to 15)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

Figure 9-6. GPAQSEL1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|
| GPIO15 | | GPIO14 | | GPIO13 | | GPIO12 | | GPIO11 | | GPIO10 | | GPIO9 | | GPIO8 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | | GPIO6 | | GPIO5 | | GPIO4 | | GPIO3 | | GPIO2 | | GPIO1 | | GPIO0 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-14. GPAQSEL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|---|
| 31-30 | GPIO15 | R/W | 0h | Select input qualification type for GPIO15: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 29-28 | GPIO14 | R/W | 0h | Select input qualification type for GPIO14: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 27-26 | GPIO13 | R/W | 0h | Select input qualification type for GPIO13: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 25-24 | GPIO12 | R/W | 0h | Select input qualification type for GPIO12: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 23-22 | GPIO11 | R/W | 0h | Select input qualification type for GPIO11: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 21-20 | GPIO10 | R/W | 0h | Select input qualification type for GPIO10: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

Table 9-14. GPAQSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | GPIO9 | R/W | 0h | Select input qualification type for GPIO9: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 17-16 | GPIO8 | R/W | 0h | Select input qualification type for GPIO8: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 15-14 | GPIO7 | R/W | 0h | Select input qualification type for GPIO7: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 13-12 | GPIO6 | R/W | 0h | Select input qualification type for GPIO6: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 11-10 | GPIO5 | R/W | 0h | Select input qualification type for GPIO5: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 9-8 | GPIO4 | R/W | 0h | Select input qualification type for GPIO4: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 7-6 | GPIO3 | R/W | 0h | Select input qualification type for GPIO3: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 5-4 | GPIO2 | R/W | 0h | Select input qualification type for GPIO2: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 3-2 | GPIO1 | R/W | 0h | Select input qualification type for GPIO1: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

Table 9-14. GPAQSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1-0 | GPIO0 | R/W | 0h | Select input qualification type for GPIO0: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

9.10.2.3 GPAQSEL2 Register (Offset = 4h) [Reset = 00000000h]

GPAQSEL2 is shown in [Figure 9-7](#) and described in [Table 9-15](#).

Return to the [Summary Table](#).

GPIO A Qualifier Select 2 Register (GPIO16 to 31)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

Figure 9-7. GPAQSEL2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 9-15. GPAQSEL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|---|
| 31-30 | GPIO31 | R/W | 0h | Select input qualification type for GPIO31: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 29-28 | GPIO30 | R/W | 0h | Select input qualification type for GPIO30: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 27-26 | GPIO29 | R/W | 0h | Select input qualification type for GPIO29: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 25-24 | GPIO28 | R/W | 0h | Select input qualification type for GPIO28: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 23-22 | GPIO27 | R/W | 0h | Select input qualification type for GPIO27: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 21-20 | GPIO26 | R/W | 0h | Select input qualification type for GPIO26: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

Table 9-15. GPAQSEL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19-18 | GPIO25 | R/W | 0h | Select input qualification type for GPIO25: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 17-16 | GPIO24 | R/W | 0h | Select input qualification type for GPIO24: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 15-14 | GPIO23 | R/W | 0h | Select input qualification type for GPIO23: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 13-12 | GPIO22 | R/W | 0h | Select input qualification type for GPIO22: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 11-10 | GPIO21 | R/W | 0h | Select input qualification type for GPIO21: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 9-8 | GPIO20 | R/W | 0h | Select input qualification type for GPIO20: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 7-6 | GPIO19 | R/W | 0h | Select input qualification type for GPIO19: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 5-4 | GPIO18 | R/W | 0h | Select input qualification type for GPIO18: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 3-2 | GPIO17 | R/W | 0h | Select input qualification type for GPIO17: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

Table 9-15. GPAQSEL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1-0 | GPIO16 | R/W | 0h | Select input qualification type for GPIO16: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

9.10.2.4 GPAMUX1 Register (Offset = 6h) [Reset = 00000000h]

GPAMUX1 is shown in [Figure 9-8](#) and described in [Table 9-16](#).

Return to the [Summary Table](#).

GPIO A Mux 1 Register (GPIO0 to 15)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

Figure 9-8. GPAMUX1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|
| GPIO15 | | GPIO14 | | GPIO13 | | GPIO12 | | GPIO11 | | GPIO10 | | GPIO9 | | GPIO8 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | | GPIO6 | | GPIO5 | | GPIO4 | | GPIO3 | | GPIO2 | | GPIO1 | | GPIO0 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-16. GPAMUX1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|---|
| 31-30 | GPIO15 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 29-28 | GPIO14 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 27-26 | GPIO13 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 25-24 | GPIO12 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 23-22 | GPIO11 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 21-20 | GPIO10 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 19-18 | GPIO9 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 17-16 | GPIO8 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 15-14 | GPIO7 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 13-12 | GPIO6 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 11-10 | GPIO5 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 9-8 | GPIO4 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 7-6 | GPIO3 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO2 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | GPIO1 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

Table 9-16. GPAMUX1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1-0 | GPIO0 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.5 GPAMUX2 Register (Offset = 8h) [Reset = 00000000h]

GPAMUX2 is shown in [Figure 9-9](#) and described in [Table 9-17](#).

Return to the [Summary Table](#).

GPIO A Mux 2 Register (GPIO16 to 31)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

Figure 9-9. GPAMUX2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 9-17. GPAMUX2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|---|
| 31-30 | GPIO31 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 29-28 | GPIO30 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 27-26 | GPIO29 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 25-24 | GPIO28 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 23-22 | GPIO27 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 21-20 | GPIO26 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 19-18 | GPIO25 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 17-16 | GPIO24 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 15-14 | GPIO23 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 13-12 | GPIO22 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 11-10 | GPIO21 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 9-8 | GPIO20 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 7-6 | GPIO19 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO18 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | GPIO17 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

Table 9-17. GPAMUX2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1-0 | GPIO16 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.6 GPADIR Register (Offset = Ah) [Reset = 00000000h]

GPADIR is shown in [Figure 9-10](#) and described in [Table 9-18](#).

Return to the [Summary Table](#).

GPIO A Direction Register (GPIO0 to 31)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

Figure 9-10. GPADIR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-0h |

Table 9-18. GPADIR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 31 | GPIO31 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 22 | GPIO22 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 21 | GPIO21 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |

Table 9-18. GPADIR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 20 | GPIO20 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 5 | GPIO5 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |

9.10.2.7 GPAPUD Register (Offset = Ch) [Reset = FFFFFFFFh]

GPAPUD is shown in [Figure 9-11](#) and described in [Table 9-19](#).

Return to the [Summary Table](#).

GPIO A Pull Up Disable Register (GPIO0 to 31)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

Figure 9-11. GPAPUD Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-1h |

Table 9-19. GPAPUD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | GPIO31 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |

Table 9-19. GPAPUD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 20 | GPIO20 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |

9.10.2.8 GPAINV Register (Offset = 10h) [Reset = 00000000h]

GPAINV is shown in [Figure 9-12](#) and described in [Table 9-20](#).

Return to the [Summary Table](#).

GPIO A Input Polarity Invert Registers (GPIO0 to 31)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

Figure 9-12. GPAINV Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-0h |

Table 9-20. GPAINV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | GPIO31 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |

Table 9-20. GPAINV Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 20 | GPIO20 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |

9.10.2.9 GPAODR Register (Offset = 12h) [Reset = 00000000h]

GPAODR is shown in [Figure 9-13](#) and described in [Table 9-21](#).

Return to the [Summary Table](#).

GPIO A Open Drain Output Register (GPIO0 to GPIO31)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the PAD while a 1 value to be driven out tri-states the buffer.

Figure 9-13. GPAODR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-0h |

Table 9-21. GPAODR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | GPIO31 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |

Table 9-21. GPAODR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 21 | GPIO21 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 20 | GPIO20 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |

9.10.2.10 GPAAMSEL Register (Offset = 14h) [Reset = FFFFFFFFh]

GPAAMSEL is shown in [Figure 9-14](#) and described in [Table 9-22](#).

Return to the [Summary Table](#).

GPIO A Analog Mode Select register (GPIO0 to GPIO31)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.

Figure 9-14. GPAAMSEL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED | RESERVED | RESERVED | GPIO28 | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO21 | GPIO20 | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | GPIO13 | GPIO12 | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |
| R/W-1h |

Table 9-22. GPAAMSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 1h | Reserved |
| 30 | RESERVED | R/W | 1h | Reserved |
| 29 | RESERVED | R/W | 1h | Reserved |
| 28 | GPIO28 | R/W | 1h | Analog Mode select for this pin Reset type: SYSRSn |
| 27 | RESERVED | R/W | 1h | Reserved |
| 26 | RESERVED | R/W | 1h | Reserved |
| 25 | RESERVED | R/W | 1h | Reserved |
| 24 | RESERVED | R/W | 1h | Reserved |
| 23 | RESERVED | R/W | 1h | Reserved |
| 22 | RESERVED | R/W | 1h | Reserved |
| 21 | GPIO21 | R/W | 1h | Analog Mode select for this pin Reset type: SYSRSn |
| 20 | GPIO20 | R/W | 1h | Analog Mode select for this pin Reset type: SYSRSn |
| 19 | RESERVED | R/W | 1h | Reserved |
| 18 | RESERVED | R/W | 1h | Reserved |
| 17 | RESERVED | R/W | 1h | Reserved |
| 16 | RESERVED | R/W | 1h | Reserved |

Table 9-22. GPAAMSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 15 | RESERVED | R/W | 1h | Reserved |
| 14 | RESERVED | R/W | 1h | Reserved |
| 13 | GPIO13 | R/W | 1h | Analog Mode select for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 1h | Analog Mode select for this pin Reset type: SYSRSn |
| 11 | RESERVED | R/W | 1h | Reserved |
| 10 | RESERVED | R/W | 1h | Reserved |
| 9 | RESERVED | R/W | 1h | Reserved |
| 8 | RESERVED | R/W | 1h | Reserved |
| 7 | RESERVED | R/W | 1h | Reserved |
| 6 | RESERVED | R/W | 1h | Reserved |
| 5 | RESERVED | R/W | 1h | Reserved |
| 4 | RESERVED | R/W | 1h | Reserved |
| 3 | RESERVED | R/W | 1h | Reserved |
| 2 | RESERVED | R/W | 1h | Reserved |
| 1 | RESERVED | R/W | 1h | Reserved |
| 0 | RESERVED | R/W | 1h | Reserved |

9.10.2.11 GPAGMUX1 Register (Offset = 20h) [Reset = 00000000h]

GPAGMUX1 is shown in Figure 9-15 and described in Table 9-23.

Return to the [Summary Table](#).

GPIO A Peripheral Group Mux (GPIO0 to 15)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

Figure 9-15. GPAGMUX1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|--------|----|
| GPIO15 | | GPIO14 | | GPIO13 | | GPIO12 | | GPIO11 | | GPIO10 | | GPIO9 | | GPIO8 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | | GPIO6 | | GPIO5 | | GPIO4 | | GPIO3 | | GPIO2 | | GPIO1 | | GPIO0 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-23. GPAGMUX1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|---|
| 31-30 | GPIO15 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 29-28 | GPIO14 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 27-26 | GPIO13 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 25-24 | GPIO12 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 23-22 | GPIO11 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 21-20 | GPIO10 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 19-18 | GPIO9 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 17-16 | GPIO8 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 15-14 | GPIO7 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 13-12 | GPIO6 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 11-10 | GPIO5 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 9-8 | GPIO4 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 7-6 | GPIO3 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO2 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | GPIO1 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

Table 9-23. GPAGMUX1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1-0 | GPIO0 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.12 GPAGMUX2 Register (Offset = 22h) [Reset = 00000000h]

GPAGMUX2 is shown in Figure 9-16 and described in Table 9-24.

Return to the [Summary Table](#).

GPIO A Peripheral Group Mux (GPIO16 to 31)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

Figure 9-16. GPAGMUX2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 9-24. GPAGMUX2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|---|
| 31-30 | GPIO31 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 29-28 | GPIO30 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 27-26 | GPIO29 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 25-24 | GPIO28 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 23-22 | GPIO27 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 21-20 | GPIO26 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 19-18 | GPIO25 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 17-16 | GPIO24 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 15-14 | GPIO23 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 13-12 | GPIO22 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 11-10 | GPIO21 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 9-8 | GPIO20 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 7-6 | GPIO19 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO18 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | GPIO17 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

Table 9-24. GPAGMUX2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1-0 | GPIO16 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.13 GPALOCK Register (Offset = 3Ch) [Reset = 00000000h]

GPALOCK is shown in [Figure 9-17](#) and described in [Table 9-25](#).

Return to the [Summary Table](#).

GPIO A Lock Configuration Register (GPIO0 to 31)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

Figure 9-17. GPALOCK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-0h |

Table 9-25. GPALOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 31 | GPIO31 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |

Table 9-25. GPALOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 20 | GPIO20 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |

9.10.2.14 GPACR Register (Offset = 3Eh) [Reset = 00000000h]

GPACR is shown in [Figure 9-18](#) and described in [Table 9-26](#).

Return to the [Summary Table](#).

GPIO A Lock Commit Register (GPIO0 to 31)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

Figure 9-18. GPACR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/WSonce-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/WSonce-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/WSonce-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/WSonce-0h |

Table 9-26. GPACR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|----------|-------|--|
| 31 | GPIO31 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 20 | GPIO20 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |

Table 9-26. GPACR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19 | GPIO19 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |

9.10.2.15 GPBCTRL Register (Offset = 40h) [Reset = 00000000h]

GPBCTRL is shown in [Figure 9-19](#) and described in [Table 9-27](#).

Return to the [Summary Table](#).

GPIO B Qualification Sampling Period Control (GPIO32 to 63)

Figure 9-19. GPBCTRL Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----------|----|----|----|----|----|----------|----|----|----|----|----|----------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | QUALPRD2 | | | | | | QUALPRD1 | | | | | | QUALPRD0 | | | | | | | | | | | | | |
| R/W-0h | | | | | | R/W-0h | | | | | | R/W-0h | | | | | | R/W-0h | | | | | | | | | | | | | |

Table 9-27. GPBCTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-24 | RESERVED | R/W | 0h | Reserved |
| 23-16 | QUALPRD2 | R/W | 0h | Qualification sampling period for GPIO48 to GPIO55: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |
| 15-8 | QUALPRD1 | R/W | 0h | Qualification sampling period for GPIO40 to GPIO47: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |
| 7-0 | QUALPRD0 | R/W | 0h | Qualification sampling period for GPIO32 to GPIO39: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |

9.10.2.16 GPBQSEL1 Register (Offset = 42h) [Reset = 00000CC0h]

GPBQSEL1 is shown in [Figure 9-20](#) and described in [Table 9-28](#).

Return to the [Summary Table](#).

GPIO B Qualifier Select 1 Register (GPIO32 to 47)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

Figure 9-20. GPBQSEL1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----------|----|--------|----|----------|----|--------|----|--------|----|--------|----|--------|----|--------|
| RESERVED | GPIO46 | | GPIO45 | | GPIO44 | | GPIO43 | | GPIO42 | | GPIO41 | | GPIO40 | | |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | | GPIO37 | | RESERVED | | GPIO35 | | GPIO34 | | GPIO33 | | GPIO32 | | |
| R/W-0h | R/W-0h | | R/W-3h | | R/W-0h | | R/W-3h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |

Table 9-28. GPBQSEL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | GPIO46 | R/W | 0h | Select input qualification type for GPIO46: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 27-26 | GPIO45 | R/W | 0h | Select input qualification type for GPIO45: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 25-24 | GPIO44 | R/W | 0h | Select input qualification type for GPIO44: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 23-22 | GPIO43 | R/W | 0h | Select input qualification type for GPIO43: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 21-20 | GPIO42 | R/W | 0h | Select input qualification type for GPIO42: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

Table 9-28. GPBQSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19-18 | GPIO41 | R/W | 0h | Select input qualification type for GPIO41: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 17-16 | GPIO40 | R/W | 0h | Select input qualification type for GPIO40: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 15-14 | GPIO39 | R/W | 0h | Select input qualification type for GPIO39: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | GPIO37 | R/W | 3h | Select input qualification type for GPIO37: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | GPIO35 | R/W | 3h | Select input qualification type for GPIO35: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 5-4 | GPIO34 | R/W | 0h | Select input qualification type for GPIO34: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 3-2 | GPIO33 | R/W | 0h | Select input qualification type for GPIO33: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 1-0 | GPIO32 | R/W | 0h | Select input qualification type for GPIO32: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

9.10.2.17 GPBQSEL2 Register (Offset = 44h) [Reset = 00000000h]

GPBQSEL2 is shown in [Figure 9-21](#) and described in [Table 9-29](#).

Return to the [Summary Table](#).

GPIO B Qualifier Select 2 Register (GPIO48 to 63)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

Figure 9-21. GPBQSEL2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO49 | GPIO48 | R/W-0h | R/W-0h |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-29. GPBQSEL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | GPIO49 | R/W | 0h | Select input qualification type for GPIO49: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 1-0 | GPIO48 | R/W | 0h | Select input qualification type for GPIO48: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

9.10.2.18 GPBMUX1 Register (Offset = 46h) [Reset = 00000CC0h]

GPBMUX1 is shown in [Figure 9-22](#) and described in [Table 9-30](#).

Return to the [Summary Table](#).

GPIO B Mux 1 Register (GPIO32 to 47)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

Figure 9-22. GPBMUX1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----------|--------|--------|--------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|----|
| RESERVED | | GPIO46 | | GPIO45 | | GPIO44 | | GPIO43 | | GPIO42 | | GPIO41 | | GPIO40 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | | GPIO37 | | RESERVED | | GPIO35 | | GPIO34 | | GPIO33 | | GPIO32 | | |
| R/W-0h | | R/W-0h | | R/W-3h | | R/W-0h | | R/W-3h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-30. GPBMUX1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | GPIO46 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 27-26 | GPIO45 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 25-24 | GPIO44 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 23-22 | GPIO43 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 21-20 | GPIO42 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 19-18 | GPIO41 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 17-16 | GPIO40 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 15-14 | GPIO39 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | GPIO37 | R/W | 3h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | GPIO35 | R/W | 3h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO34 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | GPIO33 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 1-0 | GPIO32 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.19 GPBMUX2 Register (Offset = 48h) [Reset = 00000000h]

GPBMUX2 is shown in [Figure 9-23](#) and described in [Table 9-31](#).

Return to the [Summary Table](#).

GPIO B Mux 2 Register (GPIO48 to 63)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

Figure 9-23. GPBMUX2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO49 | GPIO48 | | |
| R/W-0h |

Table 9-31. GPBMUX2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | GPIO49 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 1-0 | GPIO48 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.20 GPBDIR Register (Offset = 4Ah) [Reset = 00000000h]

GPBDIR is shown in [Figure 9-24](#) and described in [Table 9-32](#).

Return to the [Summary Table](#).

GPIO B Direction Register (GPIO32 to 63)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

Figure 9-24. GPBDIR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-0h |

Table 9-32. GPBDIR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | GPIO49 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | GPIO46 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |

Table 9-32. GPBDIR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 13 | GPIO45 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | GPIO37 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | GPIO35 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |

9.10.2.21 GPBPUD Register (Offset = 4Ch) [Reset = FFFFFFFFh]

GPBPUD is shown in [Figure 9-25](#) and described in [Table 9-33](#).

Return to the [Summary Table](#).

GPIO B Pull Up Disable Register (GPIO32 to 63)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

Figure 9-25. GPBPUD Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-1h |

Table 9-33. GPBPUD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 1h | Reserved |
| 30 | RESERVED | R/W | 1h | Reserved |
| 29 | RESERVED | R/W | 1h | Reserved |
| 28 | RESERVED | R/W | 1h | Reserved |
| 27 | RESERVED | R/W | 1h | Reserved |
| 26 | RESERVED | R/W | 1h | Reserved |
| 25 | RESERVED | R/W | 1h | Reserved |
| 24 | RESERVED | R/W | 1h | Reserved |
| 23 | RESERVED | R/W | 1h | Reserved |
| 22 | RESERVED | R/W | 1h | Reserved |
| 21 | RESERVED | R/W | 1h | Reserved |
| 20 | RESERVED | R/W | 1h | Reserved |
| 19 | RESERVED | R/W | 1h | Reserved |
| 18 | RESERVED | R/W | 1h | Reserved |
| 17 | GPIO49 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 15 | RESERVED | R/W | 1h | Reserved |

Table 9-33. GPBPUD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 14 | GPIO46 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 13 | GPIO45 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 6 | RESERVED | R/W | 1h | Reserved |
| 5 | GPIO37 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 4 | RESERVED | R/W | 1h | Reserved |
| 3 | GPIO35 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 1h | Pull-Up Disable control for this pin Reset type: SYSRSn |

9.10.2.22 GPBINV Register (Offset = 50h) [Reset = 00000000h]

GPBINV is shown in [Figure 9-26](#) and described in [Table 9-34](#).

Return to the [Summary Table](#).

GPIO B Input Polarity Invert Registers (GPIO32 to 63)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

Figure 9-26. GPBINV Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-0h |

Table 9-34. GPBINV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | GPIO49 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | GPIO46 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |

Table 9-34. GPBINV Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 13 | GPIO45 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | GPIO37 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | GPIO35 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 0h | Input inversion control for this pin Reset type: SYSRSn |

9.10.2.23 GPBODR Register (Offset = 52h) [Reset = 00000000h]

GPBODR is shown in [Figure 9-27](#) and described in [Table 9-35](#).

Return to the [Summary Table](#).

GPIO B Open Drain Output Register (GPIO32 to GPIO63)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the PAD while a 1 value to be driven out tri-states the buffer.

Figure 9-27. GPBODR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-0h |

Table 9-35. GPBODR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | GPIO49 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |

Table 9-35. GPBODR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 14 | GPIO46 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 13 | GPIO45 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | GPIO37 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | GPIO35 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |

9.10.2.24 GPBAMSEL Register (Offset = 54h) [Reset = FFFFFFFFh]

GPBAMSEL is shown in [Figure 9-28](#) and described in [Table 9-36](#).

Return to the [Summary Table](#).

GPIO B Analog Mode Select register (GPIO32 to GPIO63)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

Figure 9-28. GPBAMSEL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |
| R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |
| R/W-1h |

Table 9-36. GPBAMSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 31 | RESERVED | R/W | 1h | Reserved |
| 30 | RESERVED | R/W | 1h | Reserved |
| 29 | RESERVED | R/W | 1h | Reserved |
| 28 | RESERVED | R/W | 1h | Reserved |
| 27 | RESERVED | R/W | 1h | Reserved |
| 26 | RESERVED | R/W | 1h | Reserved |
| 25 | RESERVED | R/W | 1h | Reserved |
| 24 | RESERVED | R/W | 1h | Reserved |
| 23 | RESERVED | R/W | 1h | Reserved |
| 22 | RESERVED | R/W | 1h | Reserved |
| 21 | RESERVED | R/W | 1h | Reserved |
| 20 | RESERVED | R/W | 1h | Reserved |
| 19 | RESERVED | R/W | 1h | Reserved |
| 18 | RESERVED | R/W | 1h | Reserved |
| 17 | RESERVED | R/W | 1h | Reserved |
| 16 | RESERVED | R/W | 1h | Reserved |
| 15 | RESERVED | R/W | 1h | Reserved |
| 14 | RESERVED | R/W | 1h | Reserved |

Table 9-36. GPBAMSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--------------------|
| 13 | RESERVED | R/W | 1h | Reserved |
| 12 | RESERVED | R/W | 1h | Reserved |
| 11 | RESERVED | R/W | 1h | Reserved |
| 10 | RESERVED | R/W | 1h | Reserved |
| 9 | RESERVED | R/W | 1h | Reserved |
| 8 | RESERVED | R/W | 1h | Reserved |
| 7 | RESERVED | R/W | 1h | Reserved |
| 6 | RESERVED | R/W | 1h | Reserved |
| 5 | RESERVED | R/W | 1h | Reserved |
| 4 | RESERVED | R/W | 1h | Reserved |
| 3 | RESERVED | R/W | 1h | Reserved |
| 2 | RESERVED | R/W | 1h | Reserved |
| 1 | RESERVED | R/W | 1h | Reserved |
| 0 | RESERVED | R/W | 1h | Reserved |

9.10.2.25 GPBGMUX1 Register (Offset = 60h) [Reset = 00000CC0h]

GPBGMUX1 is shown in Figure 9-29 and described in Table 9-37.

Return to the [Summary Table](#).

GPIO B Peripheral Group Mux (GPIO32 to 47)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

Figure 9-29. GPBGMUX1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----------|----|--------|----|----------|----|--------|----|--------|----|--------|----|--------|----|--------|
| RESERVED | GPIO46 | | GPIO45 | | GPIO44 | | GPIO43 | | GPIO42 | | GPIO41 | | GPIO40 | | |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | | GPIO37 | | RESERVED | | GPIO35 | | GPIO34 | | GPIO33 | | GPIO32 | | |
| R/W-0h | R/W-0h | | R/W-3h | | R/W-0h | | R/W-3h | | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |

Table 9-37. GPBGMUX1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | GPIO46 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 27-26 | GPIO45 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 25-24 | GPIO44 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 23-22 | GPIO43 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 21-20 | GPIO42 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 19-18 | GPIO41 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 17-16 | GPIO40 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 15-14 | GPIO39 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | GPIO37 | R/W | 3h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | GPIO35 | R/W | 3h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO34 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | GPIO33 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 1-0 | GPIO32 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.26 GPBGMUX2 Register (Offset = 62h) [Reset = 00000000h]

GPBGMUX2 is shown in Figure 9-30 and described in Table 9-38.

Return to the [Summary Table](#).

GPIO B Peripheral Group Mux (GPIO48 to 63)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

Figure 9-30. GPBGMUX2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO49 | GPIO48 | | |
| R/W-0h |

Table 9-38. GPBGMUX2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | GPIO49 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 1-0 | GPIO48 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.27 GPBLOCK Register (Offset = 7Ch) [Reset = 00000000h]

GPBLOCK is shown in [Figure 9-31](#) and described in [Table 9-39](#).

Return to the [Summary Table](#).

GPIO B Lock Configuration Register (GPIO32 to 63)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

Figure 9-31. GPBLOCK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-0h |

Table 9-39. GPBLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | GPIO49 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | GPIO46 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |

Table 9-39. GPBLOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 13 | GPIO45 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | GPIO37 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | GPIO35 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 0h | Configuration Lock bit for this pin Reset type: SYSRSn |

9.10.2.28 GPBCR Register (Offset = 7Eh) [Reset = 00000000h]

GPBCR is shown in [Figure 9-32](#) and described in [Table 9-40](#).

Return to the [Summary Table](#).

GPIO B Lock Commit Register (GPIO32 to 63)

GPIO Configuration Lock Commit for GPIO:

- 1: Locks changes to the bit in GPyLOCK register which controls the same pin
- 0: Bit in the GPyLOCK register which controls the same pin can be changed

Figure 9-32. GPBCR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| RESERVED |
| R/WSonce-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/WSonce-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/WSonce-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/WSonce-0h |

Table 9-40. GPBCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|----------|-------|--|
| 31 | RESERVED | R/WSonce | 0h | Reserved |
| 30 | RESERVED | R/WSonce | 0h | Reserved |
| 29 | RESERVED | R/WSonce | 0h | Reserved |
| 28 | RESERVED | R/WSonce | 0h | Reserved |
| 27 | RESERVED | R/WSonce | 0h | Reserved |
| 26 | RESERVED | R/WSonce | 0h | Reserved |
| 25 | RESERVED | R/WSonce | 0h | Reserved |
| 24 | RESERVED | R/WSonce | 0h | Reserved |
| 23 | RESERVED | R/WSonce | 0h | Reserved |
| 22 | RESERVED | R/WSonce | 0h | Reserved |
| 21 | RESERVED | R/WSonce | 0h | Reserved |
| 20 | RESERVED | R/WSonce | 0h | Reserved |
| 19 | RESERVED | R/WSonce | 0h | Reserved |
| 18 | RESERVED | R/WSonce | 0h | Reserved |
| 17 | GPIO49 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 15 | RESERVED | R/WSonce | 0h | Reserved |
| 14 | GPIO46 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 13 | GPIO45 | R/WSonce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |

Table 9-40. GPBCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 12 | GPIO44 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 6 | RESERVED | R/WOnce | 0h | Reserved |
| 5 | GPIO37 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 4 | RESERVED | R/WOnce | 0h | Reserved |
| 3 | GPIO35 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R/WOnce | 0h | Configuration lock commit bit for this pin Reset type: SYSRSn |

9.10.2.29 GPHCTRL Register (Offset = 1C0h) [Reset = 00000000h]

GPHCTRL is shown in [Figure 9-33](#) and described in [Table 9-41](#).

Return to the [Summary Table](#).

GPIO H Qualification Sampling Period Control (GPIO224 to 255)

Figure 9-33. GPHCTRL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----------|----|----|----|----|----|----|----------|----|----|----|----|----|----|----------|---|---|---|---|---|---|---|---|---|---|
| RESERVED | | | | | | | QUALPRD2 | | | | | | | QUALPRD1 | | | | | | | QUALPRD0 | | | | | | | | | | |
| R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | | | | |

Table 9-41. GPHCTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-24 | RESERVED | R/W | 0h | Reserved |
| 23-16 | QUALPRD2 | R/W | 0h | 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/512 Reset type: SYSRSn |
| 15-8 | QUALPRD1 | R/W | 0h | 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/511 Reset type: SYSRSn |
| 7-0 | QUALPRD0 | R/W | 0h | 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn |

9.10.2.30 GPHQSEL1 Register (Offset = 1C2h) [Reset = 00000000h]

GPHQSEL1 is shown in [Figure 9-34](#) and described in [Table 9-42](#).

Return to the [Summary Table](#).

GPIO H Qualifier Select 1 Register (GPIO224 to 239)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

Figure 9-34. GPHQSEL1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----------|----|----------|----|----------|----|
| GPIO239 | | GPIO238 | | GPIO237 | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | RESERVED | | GPIO233 | | GPIO232 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO231 | | GPIO230 | | RESERVED | | GPIO228 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO227 | | GPIO226 | | GPIO225 | | GPIO224 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-42. GPHQSEL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-30 | GPIO239 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 29-28 | GPIO238 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 27-26 | GPIO237 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | GPIO233 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

Table 9-42. GPHQSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 17-16 | GPIO232 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 15-14 | GPIO231 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 13-12 | GPIO230 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | GPIO228 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 7-6 | GPIO227 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 5-4 | GPIO226 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 3-2 | GPIO225 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 1-0 | GPIO224 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |

9.10.2.31 GPHQSEL2 Register (Offset = 1C4h) [Reset = 00000000h]

GPHQSEL2 is shown in [Figure 9-35](#) and described in [Table 9-43](#).

Return to the [Summary Table](#).

GPIO H Qualifier Select 2 Register (GPIO240 to 255)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

Figure 9-35. GPHQSEL2 Register

| | | | | | | | |
|----------|----|----------|----|----------|----|----------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | RESERVED | | GPIO245 | | GPIO244 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | GPIO242 | | GPIO241 | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-43. GPHQSEL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | GPIO245 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 9-8 | GPIO244 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 7-6 | RESERVED | R/W | 0h | Reserved |

Table 9-43. GPHQSEL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 5-4 | GPIO242 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 3-2 | GPIO241 | R/W | 0h | 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn |
| 1-0 | RESERVED | R/W | 0h | Reserved |

9.10.2.32 GPHMUX1 Register (Offset = 1C6h) [Reset = 00000000h]

GPHMUX1 is shown in [Figure 9-36](#) and described in [Table 9-44](#).

Return to the [Summary Table](#).

GPIO H Mux 1 Register (GPIO224 to 239)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPYGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

Figure 9-36. GPHMUX1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----|----------|----|----------|----|----------|
| RESERVED | RESERVED | | RESERVED | | RESERVED | | RESERVED |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | | RESERVED | | RESERVED | | RESERVED |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO230 | | RESERVED | | RESERVED | | GPIO228 |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO227 | GPIO226 | | RESERVED | | RESERVED | | GPIO224 |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |

Table 9-44. GPHMUX1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | GPIO230 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | GPIO228 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 7-6 | GPIO227 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO226 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | RESERVED | R/W | 0h | Reserved |
| 1-0 | GPIO224 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.33 GPHMUX2 Register (Offset = 1C8h) [Reset = 00000000h]

GPHMUX2 is shown in [Figure 9-37](#) and described in [Table 9-45](#).

Return to the [Summary Table](#).

GPIO H Mux 2 Register (GPIO240 to 255)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPYGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

Figure 9-37. GPHMUX2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----|----------|----|----------|----|----------|
| RESERVED | RESERVED | | RESERVED | | RESERVED | | RESERVED |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | | RESERVED | | RESERVED | | RESERVED |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | | RESERVED | | RESERVED | | RESERVED |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO242 | | RESERVED | | RESERVED | | RESERVED |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h |

Table 9-45. GPHMUX2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | GPIO242 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | RESERVED | R/W | 0h | Reserved |
| 1-0 | RESERVED | R/W | 0h | Reserved |

9.10.2.34 GPHDIR Register (Offset = 1CAh) [Reset = 00000000h]

GPHDIR is shown in [Figure 9-38](#) and described in [Table 9-46](#).

Return to the [Summary Table](#).

GPIO H Direction Register (GPIO224 to 255)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

Figure 9-38. GPHDIR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO242 | RESERVED | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | RESERVED | GPIO224 |
| R/W-0h |

Table 9-46. GPHDIR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | GPIO242 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |

Table 9-46. GPHDIR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | GPIO230 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | GPIO228 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 3 | GPIO227 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 2 | GPIO226 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | GPIO224 | R/W | 0h | Defines direction for this pin in GPIO mode Reset type: SYSRSn |

9.10.2.35 GPHPUD Register (Offset = 1CCh) [Reset = FFFFFFFFh]

GPHPUD is shown in [Figure 9-39](#) and described in [Table 9-47](#).

Return to the [Summary Table](#).

GPIO H Pull Up Disable Register (GPIO224 to 255)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

Figure 9-39. GPHPUD Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO245 | GPIO244 | RESERVED | GPIO242 | GPIO241 | RESERVED |
| R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO239 | GPIO238 | GPIO237 | RESERVED | RESERVED | RESERVED | GPIO233 | GPIO232 |
| R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO231 | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | GPIO225 | GPIO224 |
| R/W-1h |

Table 9-47. GPHPUD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 1h | Reserved |
| 30 | RESERVED | R/W | 1h | Reserved |
| 29 | RESERVED | R/W | 1h | Reserved |
| 28 | RESERVED | R/W | 1h | Reserved |
| 27 | RESERVED | R/W | 1h | Reserved |
| 26 | RESERVED | R/W | 1h | Reserved |
| 25 | RESERVED | R/W | 1h | Reserved |
| 24 | RESERVED | R/W | 1h | Reserved |
| 23 | RESERVED | R/W | 1h | Reserved |
| 22 | RESERVED | R/W | 1h | Reserved |
| 21 | GPIO245 | R/W | 1h | 0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn |

Table 9-47. GPHPUD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 20 | GPIO244 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 19 | RESERVED | R/W | 1h | Reserved |
| 18 | GPIO242 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 17 | GPIO241 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 16 | RESERVED | R/W | 1h | Reserved |
| 15 | GPIO239 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 14 | GPIO238 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 13 | GPIO237 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 12 | RESERVED | R/W | 1h | Reserved |
| 11 | RESERVED | R/W | 1h | Reserved |
| 10 | RESERVED | R/W | 1h | Reserved |

Table 9-47. GPHPUD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 9 | GPIO233 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 8 | GPIO232 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 7 | GPIO231 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 6 | GPIO230 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 5 | RESERVED | R/W | 1h | Reserved |
| 4 | GPIO228 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 3 | GPIO227 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |

Table 9-47. GPHPUD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2 | GPIO226 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 1 | GPIO225 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |
| 0 | GPIO224 | R/W | 1h | <p>0: Enables the Pull-Up. 1: Disables the Pull-Up.</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register.</p> <p>Reset type: SYSRSn</p> |

9.10.2.36 GPHINV Register (Offset = 1D0h) [Reset = 00000000h]

GPHINV is shown in [Figure 9-40](#) and described in [Table 9-48](#).

Return to the [Summary Table](#).

GPIO H Input Polarity Invert Registers (GPIO224 to 255)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

Figure 9-40. GPHINV Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO245 | GPIO244 | RESERVED | GPIO242 | GPIO241 | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO239 | GPIO238 | GPIO237 | RESERVED | RESERVED | RESERVED | GPIO233 | GPIO232 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO231 | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | GPIO225 | GPIO224 |
| R/W-0h |

Table 9-48. GPHINV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | GPIO245 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 20 | GPIO244 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 19 | RESERVED | R/W | 0h | Reserved |

Table 9-48. GPHINV Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 18 | GPIO242 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 17 | GPIO241 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | GPIO239 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 14 | GPIO238 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 13 | GPIO237 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | GPIO233 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 8 | GPIO232 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 7 | GPIO231 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |

Table 9-48. GPHINV Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 6 | GPIO230 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | GPIO228 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 3 | GPIO227 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 2 | GPIO226 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 1 | GPIO225 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |
| 0 | GPIO224 | R/W | 0h | 0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn |

9.10.2.37 GPHODR Register (Offset = 1D2h) [Reset = 00000000h]

GPHODR is shown in [Figure 9-41](#) and described in [Table 9-49](#).

Return to the [Summary Table](#).

GPIO H Open Drain Output Register (GPIO224 to GPIO255)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the PAD while a 1 value to be driven out tri-states the buffer.

Figure 9-41. GPHODR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO242 | RESERVED | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | RESERVED | GPIO224 |
| R/W-0h |

Table 9-49. GPHODR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | GPIO242 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |

Table 9-49. GPHODR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | GPIO230 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | GPIO228 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 3 | GPIO227 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 2 | GPIO226 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | GPIO224 | R/W | 0h | Output Open-Drain control for this pin Reset type: SYSRSn |

9.10.2.38 GPHAMSEL Register (Offset = 1D4h) [Reset = FFFFFFFFh]

GPHAMSEL is shown in [Figure 9-42](#) and described in [Table 9-50](#).

Return to the [Summary Table](#).

GPIO H Analog Mode Select register (GPIO224 to GPIO255)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

Figure 9-42. GPHAMSEL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO245 | GPIO244 | RESERVED | GPIO242 | GPIO241 | RESERVED |
| R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO239 | GPIO238 | GPIO237 | RESERVED | RESERVED | RESERVED | GPIO233 | GPIO232 |
| R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO231 | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | GPIO225 | GPIO224 |
| R/W-1h |

Table 9-50. GPHAMSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 1h | Reserved |
| 30 | RESERVED | R/W | 1h | Reserved |
| 29 | RESERVED | R/W | 1h | Reserved |
| 28 | RESERVED | R/W | 1h | Reserved |
| 27 | RESERVED | R/W | 1h | Reserved |
| 26 | RESERVED | R/W | 1h | Reserved |
| 25 | RESERVED | R/W | 1h | Reserved |
| 24 | RESERVED | R/W | 1h | Reserved |
| 23 | RESERVED | R/W | 1h | Reserved |
| 22 | RESERVED | R/W | 1h | Reserved |
| 21 | GPIO245 | R/W | 1h | 0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn |

Table 9-50. GPHAMSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 20 | GPIO244 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 19 | RESERVED | R/W | 1h | Reserved |
| 18 | GPIO242 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 17 | GPIO241 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 16 | RESERVED | R/W | 1h | Reserved |
| 15 | GPIO239 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 14 | GPIO238 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |

Table 9-50. GPHAMSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 13 | GPIO237 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 12 | RESERVED | R/W | 1h | Reserved |
| 11 | RESERVED | R/W | 1h | Reserved |
| 10 | RESERVED | R/W | 1h | Reserved |
| 9 | GPIO233 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 8 | GPIO232 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 7 | GPIO231 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 6 | GPIO230 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 5 | RESERVED | R/W | 1h | Reserved |

Table 9-50. GPHAMSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 4 | GPIO228 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 3 | GPIO227 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 2 | GPIO226 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 1 | GPIO225 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |
| 0 | GPIO224 | R/W | 1h | <p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p> |

9.10.2.39 GPHGMUX1 Register (Offset = 1E0h) [Reset = 00000000h]

GPHGMUX1 is shown in Figure 9-43 and described in Table 9-51.

Return to the [Summary Table](#).

GPIO H Peripheral Group Mux (GPIO224 to 239)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

Figure 9-43. GPHGMUX1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----------|----|----------|----|----------|----|
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | GPIO230 | | RESERVED | | GPIO228 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO227 | | GPIO226 | | RESERVED | | GPIO224 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-51. GPHGMUX1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | GPIO230 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | GPIO228 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 7-6 | GPIO227 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 5-4 | GPIO226 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | RESERVED | R/W | 0h | Reserved |
| 1-0 | GPIO224 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |

9.10.2.40 GPHGMUX2 Register (Offset = 1E2h) [Reset = 00000000h]

GPHGMUX2 is shown in Figure 9-44 and described in Table 9-52.

Return to the [Summary Table](#).

GPIO H Peripheral Group Mux (GPIO240 to 255)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

Figure 9-44. GPHGMUX2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----------|----|----------|----|----------|----|
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | RESERVED | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | GPIO242 | | RESERVED | | RESERVED | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 9-52. GPHGMUX2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R/W | 0h | Reserved |
| 29-28 | RESERVED | R/W | 0h | Reserved |
| 27-26 | RESERVED | R/W | 0h | Reserved |
| 25-24 | RESERVED | R/W | 0h | Reserved |
| 23-22 | RESERVED | R/W | 0h | Reserved |
| 21-20 | RESERVED | R/W | 0h | Reserved |
| 19-18 | RESERVED | R/W | 0h | Reserved |
| 17-16 | RESERVED | R/W | 0h | Reserved |
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-10 | RESERVED | R/W | 0h | Reserved |
| 9-8 | RESERVED | R/W | 0h | Reserved |
| 7-6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | GPIO242 | R/W | 0h | Defines pin-muxing selection for GPIO Reset type: SYSRSn |
| 3-2 | RESERVED | R/W | 0h | Reserved |
| 1-0 | RESERVED | R/W | 0h | Reserved |

9.10.2.41 GPHLOCK Register (Offset = 1FCh) [Reset = 00000000h]

GPHLOCK is shown in [Figure 9-45](#) and described in [Table 9-53](#).

Return to the [Summary Table](#).

GPIO H Lock Configuration Register (GPIO224 to 255)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

Figure 9-45. GPHLOCK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO245 | GPIO244 | RESERVED | GPIO242 | GPIO241 | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO239 | GPIO238 | GPIO237 | RESERVED | RESERVED | RESERVED | GPIO233 | GPIO232 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO231 | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | GPIO225 | GPIO224 |
| R/W-0h |

Table 9-53. GPHLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | GPIO245 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 20 | GPIO244 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |

Table 9-53. GPHLOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | GPIO242 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 17 | GPIO241 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | GPIO239 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 14 | GPIO238 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 13 | GPIO237 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | GPIO233 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 8 | GPIO232 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |

Table 9-53. GPHLOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 7 | GPIO231 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 6 | GPIO230 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | GPIO228 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 3 | GPIO227 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 2 | GPIO226 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 1 | GPIO225 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |
| 0 | GPIO224 | R/W | 0h | 1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn |

9.10.2.42 GPHCR Register (Offset = 1FEh) [Reset = 00000000h]

GPHCR is shown in [Figure 9-46](#) and described in [Table 9-54](#).

Return to the [Summary Table](#).

GPIO H Lock Commit Register (GPIO224 to 255)

GPIO Configuration Lock Commit for GPIO:

- 1: Locks changes to the bit in GPyLOCK register which controls the same pin
- 0: Bit in the GPyLOCK register which controls the same pin can be changed

Figure 9-46. GPHCR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| RESERVED |
| R/WSonce-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO245 | GPIO244 | RESERVED | GPIO242 | GPIO241 | RESERVED |
| R/WSonce-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO239 | GPIO238 | GPIO237 | RESERVED | RESERVED | RESERVED | GPIO233 | GPIO232 |
| R/WSonce-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO231 | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | GPIO225 | GPIO224 |
| R/WSonce-0h |

Table 9-54. GPHCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|----------|-------|--|
| 31 | RESERVED | R/WSonce | 0h | Reserved |
| 30 | RESERVED | R/WSonce | 0h | Reserved |
| 29 | RESERVED | R/WSonce | 0h | Reserved |
| 28 | RESERVED | R/WSonce | 0h | Reserved |
| 27 | RESERVED | R/WSonce | 0h | Reserved |
| 26 | RESERVED | R/WSonce | 0h | Reserved |
| 25 | RESERVED | R/WSonce | 0h | Reserved |
| 24 | RESERVED | R/WSonce | 0h | Reserved |
| 23 | RESERVED | R/WSonce | 0h | Reserved |
| 22 | RESERVED | R/WSonce | 0h | Reserved |
| 21 | GPIO245 | R/WSonce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 20 | GPIO244 | R/WSonce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 19 | RESERVED | R/WSonce | 0h | Reserved |
| 18 | GPIO242 | R/WSonce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |

Table 9-54. GPHCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 17 | GPIO241 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 16 | RESERVED | R/WOnce | 0h | Reserved |
| 15 | GPIO239 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 14 | GPIO238 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 13 | GPIO237 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 12 | RESERVED | R/WOnce | 0h | Reserved |
| 11 | RESERVED | R/WOnce | 0h | Reserved |
| 10 | RESERVED | R/WOnce | 0h | Reserved |
| 9 | GPIO233 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 8 | GPIO232 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 7 | GPIO231 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 6 | GPIO230 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 5 | RESERVED | R/WOnce | 0h | Reserved |
| 4 | GPIO228 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 3 | GPIO227 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |

Table 9-54. GPHCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 2 | GPIO226 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 1 | GPIO225 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |
| 0 | GPIO224 | R/WOnce | 0h | 1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn |

9.10.3 GPIO_DATA_REGS Registers

Table 9-55 lists the memory-mapped registers for the GPIO_DATA_REGS registers. All register offset addresses not listed in **Table 9-55** should be considered as reserved locations and the register contents should not be modified.

Table 9-55. GPIO_DATA_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-----------|--|------------------|---------|
| 0h | GPADAT | GPIO A Data Register (GPIO0 to 31) | Go | |
| 2h | GPASET | GPIO A Data Set Register (GPIO0 to 31) | Go | |
| 4h | GPACLEAR | GPIO A Data Clear Register (GPIO0 to 31) | Go | |
| 6h | GPATOGGLE | GPIO A Data Toggle Register (GPIO0 to 31) | Go | |
| 8h | GPBDAT | GPIO B Data Register (GPIO32 to 63) | Go | |
| Ah | GPBSET | GPIO B Data Set Register (GPIO32 to 63) | Go | |
| Ch | GPBCLEAR | GPIO B Data Clear Register (GPIO32 to 63) | Go | |
| Eh | GPBToggle | GPIO B Data Toggle Register (GPIO32 to 63) | Go | |
| 38h | GPHDAT | GPIO H Data Register (GPIO224 to 255) | Go | |
| 3Ah | GPHSET | GPIO H Data Set Register (GPIO224 to 255) | Go | |
| 3Ch | GPHCLEAR | GPIO H Data Clear Register (GPIO224 to 255) | Go | |
| 3Eh | GPHTOGGLE | GPIO H Data Toggle Register (GPIO224 to 255) | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 9-56** shows the codes that are used for access types in this section.

Table 9-56. GPIO_DATA_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

9.10.3.1 GPADAT Register (Offset = 0h) [Reset = 00000000h]

GPADAT is shown in [Figure 9-47](#) and described in [Table 9-57](#).

Return to the [Summary Table](#).

GPIO A Data Register (GPIO0 to 31)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in.

Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

Note: Reading the GPIODAT register should reflect the state of the PIN (after GPIO qualification), not the state of the output latch of the GPIODAT register.

Figure 9-47. GPADAT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R/W-0h |

Table 9-57. GPADAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | GPIO31 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |

Table 9-57. GPADAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 20 | GPIO20 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 19 | GPIO19 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |

9.10.3.2 GPASET Register (Offset = 2h) [Reset = 00000000h]

GPASET is shown in [Figure 9-48](#) and described in [Table 9-58](#).

Return to the [Summary Table](#).

GPIO A Data Set Register (GPIO0 to 31)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-48. GPASET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R-0/W-0h |

Table 9-58. GPASET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|-------|-------|---|
| 31 | GPIO31 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 20 | GPIO20 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |

Table 9-58. GPASET Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | GPIO19 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |

9.10.3.3 GPACLEAR Register (Offset = 4h) [Reset = 00000000h]

GPACLEAR is shown in [Figure 9-49](#) and described in [Table 9-59](#).

Return to the [Summary Table](#).

GPIO A Data Clear Register (GPIO0 to 31)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-49. GPACLEAR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R-0/W-0h |

Table 9-59. GPACLEAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|-------|-------|---|
| 31 | GPIO31 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 30 | GPIO30 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 29 | GPIO29 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 28 | GPIO28 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 27 | GPIO27 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 26 | GPIO26 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 25 | GPIO25 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 24 | GPIO24 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 23 | GPIO23 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 22 | GPIO22 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 21 | GPIO21 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 20 | GPIO20 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |

Table 9-59. GPACLEAR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | GPIO19 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 18 | GPIO18 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 17 | GPIO17 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 16 | GPIO16 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 15 | GPIO15 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 14 | GPIO14 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 13 | GPIO13 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 12 | GPIO12 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 11 | GPIO11 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 10 | GPIO10 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 9 | GPIO9 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 8 | GPIO8 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 7 | GPIO7 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 6 | GPIO6 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 5 | GPIO5 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 4 | GPIO4 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 3 | GPIO3 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 2 | GPIO2 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 1 | GPIO1 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 0 | GPIO0 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |

9.10.3.4 GPATOGGLE Register (Offset = 6h) [Reset = 00000000h]

GPATOGGLE is shown in Figure 9-50 and described in Table 9-60.

Return to the [Summary Table](#).

GPIO A Data Toggle Register (GPIO0 to 31)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-50. GPATOGGLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO27 | GPIO26 | GPIO25 | GPIO24 |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| GPIO23 | GPIO22 | GPIO21 | GPIO20 | GPIO19 | GPIO18 | GPIO17 | GPIO16 |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO15 | GPIO14 | GPIO13 | GPIO12 | GPIO11 | GPIO10 | GPIO9 | GPIO8 |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO7 | GPIO6 | GPIO5 | GPIO4 | GPIO3 | GPIO2 | GPIO1 | GPIO0 |
| R-0/W-0h |

Table 9-60. GPATOGGLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|-------|-------|---|
| 31 | GPIO31 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 30 | GPIO30 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 29 | GPIO29 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 28 | GPIO28 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 27 | GPIO27 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 26 | GPIO26 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 25 | GPIO25 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 24 | GPIO24 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 23 | GPIO23 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 22 | GPIO22 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 21 | GPIO21 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 20 | GPIO20 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |

Table 9-60. GPATOGGLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | GPIO19 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 18 | GPIO18 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 17 | GPIO17 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 16 | GPIO16 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 15 | GPIO15 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 14 | GPIO14 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 13 | GPIO13 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 12 | GPIO12 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 11 | GPIO11 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 10 | GPIO10 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 9 | GPIO9 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 8 | GPIO8 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 7 | GPIO7 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 6 | GPIO6 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 5 | GPIO5 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 4 | GPIO4 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 3 | GPIO3 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 2 | GPIO2 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 1 | GPIO1 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 0 | GPIO0 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |

9.10.3.5 GPBDAT Register (Offset = 8h) [Reset = 00000000h]

GPBDAT is shown in [Figure 9-51](#) and described in [Table 9-61](#).

Return to the [Summary Table](#).

GPIO B Data Register (GPIO32 to 63)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in.

Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

Note: Reading the GPIODAT register should reflect the state of the PIN (after GPIO qualification), not the state of the output latch of the GPIODAT register.

Figure 9-51. GPBDAT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R/W-0h |

Table 9-61. GPBDAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | GPIO49 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |

Table 9-61. GPBDAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 14 | GPIO46 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 13 | GPIO45 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 12 | GPIO44 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | GPIO37 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | GPIO35 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R/W | 0h | Data Register for this pin Reset type: SYSRSn |

9.10.3.6 GPBSET Register (Offset = Ah) [Reset = 00000000h]

GPBSET is shown in [Figure 9-52](#) and described in [Table 9-62](#).

Return to the [Summary Table](#).

GPIO B Data Set Register (GPIO32 to 63)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-52. GPBSET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R-0/W-0h |

Table 9-62. GPBSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R-0/W | 0h | Reserved |
| 30 | RESERVED | R-0/W | 0h | Reserved |
| 29 | RESERVED | R-0/W | 0h | Reserved |
| 28 | RESERVED | R-0/W | 0h | Reserved |
| 27 | RESERVED | R-0/W | 0h | Reserved |
| 26 | RESERVED | R-0/W | 0h | Reserved |
| 25 | RESERVED | R-0/W | 0h | Reserved |
| 24 | RESERVED | R-0/W | 0h | Reserved |
| 23 | RESERVED | R-0/W | 0h | Reserved |
| 22 | RESERVED | R-0/W | 0h | Reserved |
| 21 | RESERVED | R-0/W | 0h | Reserved |
| 20 | RESERVED | R-0/W | 0h | Reserved |
| 19 | RESERVED | R-0/W | 0h | Reserved |
| 18 | RESERVED | R-0/W | 0h | Reserved |
| 17 | GPIO49 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 15 | RESERVED | R-0/W | 0h | Reserved |
| 14 | GPIO46 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 13 | GPIO45 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |

Table 9-62. GPBSET Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 12 | GPIO44 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 6 | RESERVED | R-0/W | 0h | Reserved |
| 5 | GPIO37 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 4 | RESERVED | R-0/W | 0h | Reserved |
| 3 | GPIO35 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |

9.10.3.7 GPBCLEAR Register (Offset = Ch) [Reset = 00000000h]

GPBCLEAR is shown in [Figure 9-53](#) and described in [Table 9-63](#).

Return to the [Summary Table](#).

GPIO B Data Clear Register (GPIO32 to 63)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-53. GPBCLEAR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R-0/W-0h |

Table 9-63. GPBCLEAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R-0/W | 0h | Reserved |
| 30 | RESERVED | R-0/W | 0h | Reserved |
| 29 | RESERVED | R-0/W | 0h | Reserved |
| 28 | RESERVED | R-0/W | 0h | Reserved |
| 27 | RESERVED | R-0/W | 0h | Reserved |
| 26 | RESERVED | R-0/W | 0h | Reserved |
| 25 | RESERVED | R-0/W | 0h | Reserved |
| 24 | RESERVED | R-0/W | 0h | Reserved |
| 23 | RESERVED | R-0/W | 0h | Reserved |
| 22 | RESERVED | R-0/W | 0h | Reserved |
| 21 | RESERVED | R-0/W | 0h | Reserved |
| 20 | RESERVED | R-0/W | 0h | Reserved |
| 19 | RESERVED | R-0/W | 0h | Reserved |
| 18 | RESERVED | R-0/W | 0h | Reserved |
| 17 | GPIO49 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 16 | GPIO48 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 15 | RESERVED | R-0/W | 0h | Reserved |
| 14 | GPIO46 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 13 | GPIO45 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |

Table 9-63. GPBCLEAR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 12 | GPIO44 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 11 | GPIO43 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 10 | GPIO42 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 9 | GPIO41 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 8 | GPIO40 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 7 | GPIO39 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 6 | RESERVED | R-0/W | 0h | Reserved |
| 5 | GPIO37 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 4 | RESERVED | R-0/W | 0h | Reserved |
| 3 | GPIO35 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 2 | GPIO34 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 1 | GPIO33 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 0 | GPIO32 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |

9.10.3.8 GPBTOGGLE Register (Offset = Eh) [Reset = 00000000h]

GPBTOGGLE is shown in [Figure 9-54](#) and described in [Table 9-64](#).

Return to the [Summary Table](#).

GPIO B Data Toggle Register (GPIO32 to 63)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-54. GPBTOGGLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO49 | GPIO48 |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | GPIO46 | GPIO45 | GPIO44 | GPIO43 | GPIO42 | GPIO41 | GPIO40 |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO39 | RESERVED | GPIO37 | RESERVED | GPIO35 | GPIO34 | GPIO33 | GPIO32 |
| R-0/W-0h |

Table 9-64. GPBTOGGLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R-0/W | 0h | Reserved |
| 30 | RESERVED | R-0/W | 0h | Reserved |
| 29 | RESERVED | R-0/W | 0h | Reserved |
| 28 | RESERVED | R-0/W | 0h | Reserved |
| 27 | RESERVED | R-0/W | 0h | Reserved |
| 26 | RESERVED | R-0/W | 0h | Reserved |
| 25 | RESERVED | R-0/W | 0h | Reserved |
| 24 | RESERVED | R-0/W | 0h | Reserved |
| 23 | RESERVED | R-0/W | 0h | Reserved |
| 22 | RESERVED | R-0/W | 0h | Reserved |
| 21 | RESERVED | R-0/W | 0h | Reserved |
| 20 | RESERVED | R-0/W | 0h | Reserved |
| 19 | RESERVED | R-0/W | 0h | Reserved |
| 18 | RESERVED | R-0/W | 0h | Reserved |
| 17 | GPIO49 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 16 | GPIO48 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 15 | RESERVED | R-0/W | 0h | Reserved |
| 14 | GPIO46 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 13 | GPIO45 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |

Table 9-64. GPBTOGGLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 12 | GPIO44 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 11 | GPIO43 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 10 | GPIO42 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 9 | GPIO41 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 8 | GPIO40 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 7 | GPIO39 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 6 | RESERVED | R-0/W | 0h | Reserved |
| 5 | GPIO37 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 4 | RESERVED | R-0/W | 0h | Reserved |
| 3 | GPIO35 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 2 | GPIO34 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 1 | GPIO33 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 0 | GPIO32 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |

9.10.3.9 GPHDAT Register (Offset = 38h) [Reset = 00000000h]

GPHDAT is shown in [Figure 9-55](#) and described in [Table 9-65](#).

Return to the [Summary Table](#).

GPIO H Data Register (GPIO224 to 255)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in.

Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

Note: Reading the GPIODAT register should reflect the state of the PIN (after GPIO qualification), not the state of the output latch of the GPIODAT register.

Figure 9-55. GPHDAT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO245 | GPIO244 | RESERVED | GPIO242 | GPIO241 | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| GPIO239 | GPIO238 | GPIO237 | RESERVED | RESERVED | RESERVED | GPIO233 | GPIO232 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIO231 | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | GPIO225 | GPIO224 |
| R/W-0h |

Table 9-65. GPHDAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | GPIO245 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <p>[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |

Table 9-65. GPHDAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 20 | GPIO244 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <p>[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | GPIO242 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <p>[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 17 | GPIO241 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <p>[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | GPIO239 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <p>[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |

Table 9-65. GPHDAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 14 | GPIO238 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <ul style="list-style-type: none"> [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. <p>Reset type: SYSRSn</p> |
| 13 | GPIO237 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <ul style="list-style-type: none"> [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. <p>Reset type: SYSRSn</p> |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | GPIO233 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <ul style="list-style-type: none"> [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. <p>Reset type: SYSRSn</p> |
| 8 | GPIO232 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE:</p> <ul style="list-style-type: none"> [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. <p>Reset type: SYSRSn</p> |

Table 9-65. GPHDAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 7 | GPIO231 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 6 | GPIO230 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | GPIO228 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 3 | GPIO227 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 2 | GPIO226 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |

Table 9-65. GPHDAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|--|
| 1 | GPIO225 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |
| 0 | GPIO224 | R/W | 0h | <p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p> |

9.10.3.10 GPHSET Register (Offset = 3Ah) [Reset = 00000000h]

GPHSET is shown in [Figure 9-56](#) and described in [Table 9-66](#).

Return to the [Summary Table](#).

GPIO H Data Set Register (GPIO224 to 255)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-56. GPHSET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO242 | RESERVED | RESERVED |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | RESERVED | GPIO224 |
| R-0/W-0h |

Table 9-66. GPHSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R-0/W | 0h | Reserved |
| 30 | RESERVED | R-0/W | 0h | Reserved |
| 29 | RESERVED | R-0/W | 0h | Reserved |
| 28 | RESERVED | R-0/W | 0h | Reserved |
| 27 | RESERVED | R-0/W | 0h | Reserved |
| 26 | RESERVED | R-0/W | 0h | Reserved |
| 25 | RESERVED | R-0/W | 0h | Reserved |
| 24 | RESERVED | R-0/W | 0h | Reserved |
| 23 | RESERVED | R-0/W | 0h | Reserved |
| 22 | RESERVED | R-0/W | 0h | Reserved |
| 21 | RESERVED | R-0/W | 0h | Reserved |
| 20 | RESERVED | R-0/W | 0h | Reserved |
| 19 | RESERVED | R-0/W | 0h | Reserved |
| 18 | GPIO242 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 17 | RESERVED | R-0/W | 0h | Reserved |
| 16 | RESERVED | R-0/W | 0h | Reserved |
| 15 | RESERVED | R-0/W | 0h | Reserved |
| 14 | RESERVED | R-0/W | 0h | Reserved |
| 13 | RESERVED | R-0/W | 0h | Reserved |
| 12 | RESERVED | R-0/W | 0h | Reserved |
| 11 | RESERVED | R-0/W | 0h | Reserved |
| 10 | RESERVED | R-0/W | 0h | Reserved |

Table 9-66. GPHSET Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 9 | RESERVED | R-0/W | 0h | Reserved |
| 8 | RESERVED | R-0/W | 0h | Reserved |
| 7 | RESERVED | R-0/W | 0h | Reserved |
| 6 | GPIO230 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 5 | RESERVED | R-0/W | 0h | Reserved |
| 4 | GPIO228 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 3 | GPIO227 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 2 | GPIO226 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |
| 1 | RESERVED | R-0/W | 0h | Reserved |
| 0 | GPIO224 | R-0/W | 0h | Output Set bit for this pin Reset type: SYSRSn |

9.10.3.11 GPHCLEAR Register (Offset = 3Ch) [Reset = 00000000h]

GPHCLEAR is shown in [Figure 9-57](#) and described in [Table 9-67](#).

Return to the [Summary Table](#).

GPIO H Data Clear Register (GPIO224 to 255)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-57. GPHCLEAR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO242 | RESERVED | RESERVED |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | RESERVED | GPIO224 |
| R-0/W-0h |

Table 9-67. GPHCLEAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R-0/W | 0h | Reserved |
| 30 | RESERVED | R-0/W | 0h | Reserved |
| 29 | RESERVED | R-0/W | 0h | Reserved |
| 28 | RESERVED | R-0/W | 0h | Reserved |
| 27 | RESERVED | R-0/W | 0h | Reserved |
| 26 | RESERVED | R-0/W | 0h | Reserved |
| 25 | RESERVED | R-0/W | 0h | Reserved |
| 24 | RESERVED | R-0/W | 0h | Reserved |
| 23 | RESERVED | R-0/W | 0h | Reserved |
| 22 | RESERVED | R-0/W | 0h | Reserved |
| 21 | RESERVED | R-0/W | 0h | Reserved |
| 20 | RESERVED | R-0/W | 0h | Reserved |
| 19 | RESERVED | R-0/W | 0h | Reserved |
| 18 | GPIO242 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 17 | RESERVED | R-0/W | 0h | Reserved |
| 16 | RESERVED | R-0/W | 0h | Reserved |
| 15 | RESERVED | R-0/W | 0h | Reserved |
| 14 | RESERVED | R-0/W | 0h | Reserved |
| 13 | RESERVED | R-0/W | 0h | Reserved |
| 12 | RESERVED | R-0/W | 0h | Reserved |
| 11 | RESERVED | R-0/W | 0h | Reserved |
| 10 | RESERVED | R-0/W | 0h | Reserved |

Table 9-67. GPHCLEAR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 9 | RESERVED | R-0/W | 0h | Reserved |
| 8 | RESERVED | R-0/W | 0h | Reserved |
| 7 | RESERVED | R-0/W | 0h | Reserved |
| 6 | GPIO230 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 5 | RESERVED | R-0/W | 0h | Reserved |
| 4 | GPIO228 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 3 | GPIO227 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 2 | GPIO226 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |
| 1 | RESERVED | R-0/W | 0h | Reserved |
| 0 | GPIO224 | R-0/W | 0h | Output Clear bit for this pin Reset type: SYSRSn |

9.10.3.12 GPHTOGGLE Register (Offset = 3Eh) [Reset = 00000000h]

GPHTOGGLE is shown in [Figure 9-58](#) and described in [Table 9-68](#).

Return to the [Summary Table](#).

GPIO H Data Toggle Register (GPIO224 to 255)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

Figure 9-58. GPHTOGGLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO242 | RESERVED | RESERVED |
| R-0/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | RESERVED | GPIO224 |
| R-0/W-0h |

Table 9-68. GPHTOGGLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R-0/W | 0h | Reserved |
| 30 | RESERVED | R-0/W | 0h | Reserved |
| 29 | RESERVED | R-0/W | 0h | Reserved |
| 28 | RESERVED | R-0/W | 0h | Reserved |
| 27 | RESERVED | R-0/W | 0h | Reserved |
| 26 | RESERVED | R-0/W | 0h | Reserved |
| 25 | RESERVED | R-0/W | 0h | Reserved |
| 24 | RESERVED | R-0/W | 0h | Reserved |
| 23 | RESERVED | R-0/W | 0h | Reserved |
| 22 | RESERVED | R-0/W | 0h | Reserved |
| 21 | RESERVED | R-0/W | 0h | Reserved |
| 20 | RESERVED | R-0/W | 0h | Reserved |
| 19 | RESERVED | R-0/W | 0h | Reserved |
| 18 | GPIO242 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 17 | RESERVED | R-0/W | 0h | Reserved |
| 16 | RESERVED | R-0/W | 0h | Reserved |
| 15 | RESERVED | R-0/W | 0h | Reserved |
| 14 | RESERVED | R-0/W | 0h | Reserved |
| 13 | RESERVED | R-0/W | 0h | Reserved |
| 12 | RESERVED | R-0/W | 0h | Reserved |
| 11 | RESERVED | R-0/W | 0h | Reserved |
| 10 | RESERVED | R-0/W | 0h | Reserved |

Table 9-68. GPHTOGGLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 9 | RESERVED | R-0/W | 0h | Reserved |
| 8 | RESERVED | R-0/W | 0h | Reserved |
| 7 | RESERVED | R-0/W | 0h | Reserved |
| 6 | GPIO230 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 5 | RESERVED | R-0/W | 0h | Reserved |
| 4 | GPIO228 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 3 | GPIO227 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 2 | GPIO226 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |
| 1 | RESERVED | R-0/W | 0h | Reserved |
| 0 | GPIO224 | R-0/W | 0h | Output Toggle Register GPIO pin Reset type: SYSRSn |

9.10.4 GPIO_DATA_READ_REGS Registers

Table 9-69 lists the memory-mapped registers for the GPIO_DATA_READ_REGS registers. All register offset addresses not listed in **Table 9-69** should be considered as reserved locations and the register contents should not be modified.

Table 9-69. GPIO_DATA_READ_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|---------------------------|------------------|---------|
| 0h | GPADAT_R | GPIO A Data Read Register | Go | |
| 2h | GPBDAT_R | GPIO B Data Read Register | Go | |
| Eh | GPHDAT_R | GPIO H Data Read Register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 9-70** shows the codes that are used for access types in this section.

Table 9-70. GPIO_DATA_READ_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------|--|
| Read Type | | |
| R | R | Read |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

9.10.4.1 GPADAT_R Register (Offset = 0h) [Reset = 00000000h]

GPADAT_R is shown in [Figure 9-59](#) and described in [Table 9-71](#).

Return to the [Summary Table](#).

GPIO A Data Read Register.

Returns the contents of GPADAT register on a read, write to this register has no effect

Figure 9-59. GPADAT_R Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 9-71. GPADAT_R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | DATA | R | 0h | Returns the contents of what was written to the GPADAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn |

9.10.4.2 GPBDAT_R Register (Offset = 2h) [Reset = 00000000h]

GPBDAT_R is shown in [Figure 9-60](#) and described in [Table 9-72](#).

Return to the [Summary Table](#).

GPIO B Data Read Register.

Returns the contents of GPBDAT register on a read, write to this register has no effect

Figure 9-60. GPBDAT_R Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 9-72. GPBDAT_R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | DATA | R | 0h | Returns the contents of what was written to the GPBDAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn |

9.10.4.3 GPHDAT_R Register (Offset = Eh) [Reset = 00000000h]

GPHDAT_R is shown in [Figure 9-61](#) and described in [Table 9-73](#).

Return to the [Summary Table](#).

GPIO H Data Read Register.

Returns the contents of GPHDAT register on a read, write to this register has no effect

Figure 9-61. GPHDAT_R Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 9-73. GPHDAT_R Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | DATA | R | 0h | Returns the contents of what was written to the GPHDAT register on a read, write to this register has no effect Reset type: CPU1.SYSRSn |

9.10.5 GPIO Registers to Driverlib Functions

Table 9-74. GPIO Registers to Driverlib Functions

| File | Driverlib Function |
|-----------------|-----------------------------|
| GPACTRL | |
| gpio.c | GPIO_setQualificationPeriod |
| GPAQSEL1 | |
| gpio.c | GPIO_setQualificationMode |
| gpio.c | GPIO_getQualificationMode |
| GPAQSEL2 | |
| - | See GPAQSEL1 |
| GPAMUX1 | |
| gpio.c | GPIO_setPinConfig |
| GPAMUX2 | |
| - | See GPAMUX1 |
| GPADIR | |
| gpio.c | GPIO_setDirectionMode |
| gpio.c | GPIO_getDirectionMode |
| GPAPUD | |
| gpio.c | GPIO_setPadConfig |
| gpio.c | GPIO_getPadConfig |
| GPAINV | |
| gpio.c | GPIO_setPadConfig |
| gpio.c | GPIO_getPadConfig |
| GPAODR | |
| gpio.c | GPIO_setPadConfig |
| gpio.c | GPIO_getPadConfig |
| GPAAMSEL | |
| - | |
| GPAGMUX1 | |
| gpio.c | GPIO_setPinConfig |
| GPAGMUX2 | |

Table 9-74. GPIO Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------|-----------------------|
| - | See GPAGMUX1 |
| GPALOCK | |
| gpio.h | GPIO_lockPortConfig |
| gpio.h | GPIO_unlockPortConfig |
| GPACR | |
| gpio.h | GPIO_commitPortConfig |
| GPBCTRL | |
| - | See GPACTRL |
| GPBQSEL1 | |
| - | See GPAQSEL1 |
| GPBQSEL2 | |
| - | See GPAQSEL1 |
| GPBMUX1 | |
| - | See GPAMUX1 |
| GPBMUX2 | |
| - | See GPAMUX1 |
| GPBDIR | |
| - | See GPADIR |
| GPBPUD | |
| - | See GPAPUD |
| GPBINV | |
| - | See GPAINV |
| GPBODR | |
| - | See GPAODR |
| GPBGMUX1 | |
| - | See GPAGMUX1 |
| GPBGMUX2 | |
| - | See GPAGMUX1 |
| GPBLOCK | |
| - | See GPALOCK |
| GPBCR | |
| - | See GPACR |
| GPHCTRL | |
| - | See GPACTRL |
| GPHQSEL1 | |
| - | See GPAQSEL1 |
| GPHQSEL2 | |
| - | See GPAQSEL1 |
| GPHMUX1 | |
| - | See GPAMUX1 |
| GPHMUX2 | |
| - | See GPAMUX1 |
| GPHDIR | |
| - | See GPADIR |
| GPHPUD | |

Table 9-74. GPIO Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|---------------------|
| - | See GPAPUD |
| GPHINV | |
| - | See GPAINV |
| GPHODR | |
| - | See GPAODR |
| GPHAMSEL | |
| - | |
| GPHGMUX1 | |
| - | See GPAGMUX1 |
| GPHGMUX2 | |
| - | See GPAGMUX1 |
| GPHLOCK | |
| - | See GPALOCK |
| GPHCR | |
| - | See GPACR |
| GPADAT | |
| gpio.h | GPIO_readPin |
| gpio.h | GPIO_readPortData |
| gpio.h | GPIO_writePortData |
| GPASET | |
| gpio.h | GPIO_writePin |
| gpio.h | GPIO_setPortPins |
| GPACLEAR | |
| gpio.h | GPIO_writePin |
| gpio.h | GPIO_clearPortPins |
| GPATOGGLE | |
| gpio.h | GPIO_togglePin |
| gpio.h | GPIO_togglePortPins |
| GPBDAT | |
| - | See GPADAT |
| GPBSET | |
| - | See GPASET |
| GPBCLEAR | |
| - | See GPACLEAR |
| GPBToggle | |
| - | See GPATOGGLE |
| GPHDAT | |
| - | See GPADAT |
| GPHSET | |
| - | See GPASET |
| GPHCLEAR | |
| - | See GPACLEAR |
| GPHTOGGLE | |
| - | See GPATOGGLE |
| GPADAT_R | |

Table 9-74. GPIO Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------|--------------------|
| - | |
| GPBDAT_R | |
| - | |
| GPHDAT_R | |
| - | |

Chapter 10
Crossbar (X-BAR)



The crossbars (referred to as X-BAR throughout this chapter) provide flexibility to connect device inputs, outputs, and internal resources in a variety of configurations.

The device contains a total of three X-BARS:

- Input X-BAR
- Output X-BAR
- ePWM X-BAR

Each of the X-BARS is named according to where the X-BAR takes signals. For example, the Input X-BAR brings external signals “in” to the device. The Output X-BAR takes internal signals “out” of the device to a GPIO. The ePWM X-BAR takes signals to the ePWM modules.

| | |
|---|------------|
| 10.1 Input X-BAR | 791 |
| 10.2 ePWM and GPIO Output X-BAR..... | 794 |
| 10.3 XBAR Registers..... | 799 |

10.1 Input X-BAR

On this device, the Input X-BAR is used to route signals from a GPIO to many different IP blocks such as the ADC, eCAP, ePWM, and external interrupts. The input of each Input X-BAR instance (INPUTx) can be any GPIO, while the output of each instance connects to various IP blocks in the device. The digital input of AIOS are also available as inputs to the Input X-BAR. This flexibility relieves some of the constraints on peripheral muxing by allowing the user to connect any GPIO to the specified outputs of each Input X-BAR instance. Note that the GPIO selected by the Input X-BAR can be configured as either an input or an output. The Input X-BAR simply connects the signal on the input buffer to the output of the selected Input X-BAR instance. Therefore, you can do things such as route the output of an ePWM to the eCAP module for a frequency test).

The Input X-BAR is configured by way of the INPUTxSELECT registers. The destinations for each INPUTx are shown in [Figure 10-1](#) and [Table 10-1](#). For additional details on how each Input X-BAR connects to other IP blocks throughout the device, look for references to Input X-BAR in the chapter associated with that IP. Note that the destinations of each INPUTx are fixed and are not user-configurable. For more information on configuring the Input X-BAR, see the INPUT_XBAR_REGS register definitions in the *XBAR Registers* section.




Figure 10-1. Input X-BAR

Note

INPUTXBAr, INPUTXBAr_INPUTx, and INPUTx (when referenced in the context of Input X-BAR) are equivalent in all C2000 software and documentation.

Table 10-1. Input X-BAR Destinations

| INPUT | ECAP | EPWM X-BAR | OUTPUT X-BAR | CPU XINT | EPWM TRIP | ADC START OF CONVERSION | EPWM / ECAP SYNC | DCCx | EPG | CMPSS |
|-------|------|------------|--------------|----------|-----------|-------------------------|------------------|------|---------|---|
| 1 | Yes | Yes | Yes | - | TZ1,TRIP1 | - | - | - | - | - |
| 2 | Yes | Yes | Yes | - | TZ2,TRIP2 | - | - | - | - | - |
| 3 | Yes | Yes | Yes | - | TZ3,TRIP3 | - | - | - | - | - |
| 4 | Yes | Yes | Yes | XINT1 | - | - | - | - | - | - |
| 5 | Yes | Yes | Yes | XINT2 | - | ADCEXTSOC | EXTSYNCIN1 | - | - | - |
| 6 | Yes | Yes | Yes | XINT3 | TRIP6 | - | EXTSYNCIN2 | - | - | - |
| 7 | Yes | Yes | - | - | - | - | - | - | - | CMPSS1_EXT_FILTIN_H,CM PSS3_EXT_FILTIN_H |
| 8 | Yes | Yes | - | - | - | - | - | - | - | CMPSS1_EXT_FILTIN_L,CM PSS3_EXT_FILTIN_L |
| 9 | Yes | Yes | - | - | - | - | - | - | - | CMPSS2_EXT_FILTIN_H,CM PSS4_EXT_FILTIN_H |
| 10 | Yes | Yes | - | - | - | - | - | - | - | CMPSS2_EXT_FILTIN_L,CM PSS4_EXT_FILTIN_L |
| 11 | Yes | Yes | - | - | - | - | - | CLK1 | - | - |
| 12 | Yes | Yes | - | - | - | - | - | CLK1 | - | - |
| 13 | Yes | Yes | - | XINT4 | - | - | - | - | EPG1IN1 | - |
| 14 | Yes | Yes | - | XINT5 | - | - | - | - | EPG1IN2 | - |
| 15 | Yes | - | - | - | - | - | - | CLK1 | EPG1IN3 | - |
| 16 | Yes | - | - | - | - | - | - | CLK0 | EPG1IN4 | - |

10.2 ePWM and GPIO Output X-BAR

This section describes the ePWM and GPIO Output X-BAR. .

10.2.1 ePWM X-BAR

The ePWM X-BAR brings signals to the ePWM modules. Specifically, the ePWM X-BAR is connected to the Digital Compare (DC) submodule of each ePWM module for actions such as tripzones and syncing. Refer to the *Enhanced Pulse Width Modulator (ePWM)* chapter for more information on additional ways the DC submodule can be used. [Figure 10-2](#) shows the architecture of the ePWM X-BAR. Note that the architecture of the ePWM X-BAR is identical to the architecture of the GPIO Output X-BAR (with the exception of the output latch).

10.2.1.1 ePWM X-BAR Architecture

The ePWM X-BAR has eight outputs that are routed to each ePWM module. [Figure 10-2](#) represents the architecture of a single output, but this output is identical to the architecture of all of the other outputs.

First, determine the signals that can be passed to the ePWM by referencing [Table 10-2](#). Select up to one signal for each TRIPx output. Select the inputs to ePWM X-BAR using the TRIPxMUX0TO15CFG and TRIPxMUX16TO31CFG registers. To pass any signal through to the ePWM, enable the signal using the TRIPxMUXENABLE register. All signals that are enabled are logically ORed before being passed on to the respective TRIPx signal on the ePWM. To optionally invert the signal, use the TRIPOUTINV register.




Figure 10-2. ePWM X-BAR Architecture - Single Output

Note

Do not use "Reserved" signals in your application.

Table 10-2. EPWM X-BAR Mux Configuration Table

| Mux | 0 | 1 | 2 | 3 |
|-----|---------------|-------------------------|-------------|------------|
| G0 | CMPSS1_CTRIPH | CMPSS1_CTRIPH_OR_CTRIPL | ADCAEVT1 | ECAP1_OUT |
| G1 | CMPSS1_CTRIPL | INPUTXBAR1 | Reserved | ADCCEVT1 |
| G2 | CMPSS2_CTRIPH | CMPSS2_CTRIPH_OR_CTRIPL | ADCAEVT2 | ECAP2_OUT |
| G3 | CMPSS2_CTRIPL | INPUTXBAR2 | Reserved | ADCCEVT2 |
| G4 | CMPSS3_CTRIPH | CMPSS3_CTRIPH_OR_CTRIPL | ADCAEVT3 | ECAP3_OUT |
| G5 | CMPSS3_CTRIPL | INPUTXBAR3 | Reserved | ADCCEVT3 |
| G6 | CMPSS4_CTRIPH | CMPSS4_CTRIPH_OR_CTRIPL | ADCAEVT4 | Reserved |
| G7 | CMPSS4_CTRIPL | INPUTXBAR4 | Reserved | ADCCEVT4 |
| G8 | Reserved | Reserved | Reserved | Reserved |
| G9 | Reserved | INPUTXBAR5 | Reserved | Reserved |
| G10 | Reserved | Reserved | Reserved | Reserved |
| G11 | Reserved | INPUTXBAR6 | Reserved | Reserved |
| G12 | Reserved | Reserved | Reserved | Reserved |
| G13 | Reserved | ADCSOCDAO | Reserved | Reserved |
| G14 | Reserved | Reserved | Reserved | EXTSYNCOUT |
| G15 | Reserved | ADCSOCBO | Reserved | Reserved |
| G16 | Reserved | Reserved | Reserved | Reserved |
| G17 | Reserved | INPUTXBAR7 | Reserved | Reserved |
| G18 | Reserved | Reserved | Reserved | Reserved |
| G19 | Reserved | INPUTXBAR8 | Reserved | ERRORSTS |
| G20 | Reserved | Reserved | Reserved | Reserved |
| G21 | Reserved | INPUTXBAR9 | Reserved | Reserved |
| G22 | Reserved | Reserved | Reserved | Reserved |
| G23 | Reserved | INPUTXBAR10 | Reserved | Reserved |
| G24 | Reserved | Reserved | Reserved | Reserved |
| G25 | Reserved | INPUTXBAR11 | MCANA_FEVT0 | Reserved |
| G26 | Reserved | Reserved | Reserved | Reserved |
| G27 | Reserved | INPUTXBAR12 | MCANA_FEVT1 | Reserved |
| G28 | Reserved | Reserved | Reserved | Reserved |
| G29 | Reserved | INPUTXBAR13 | MCANA_FEVT2 | Reserved |
| G30 | Reserved | Reserved | Reserved | Reserved |
| G31 | Reserved | INPUTXBAR14 | ERRORSTS | Reserved |

10.2.2 GPIO Output X-BAR

The GPIO Output X-BAR takes signals from inside the device and brings them out to a GPIO. [Figure 10-3](#) shows the architecture of the GPIO Output X-BAR. The X-BAR contains eight outputs and each contains at least one position on the GPIO mux, denoted as OUTPUTXBArx. The X-BAR allows the selection of a single input or a logical-OR of many inputs.

10.2.2.1 GPIO Output X-BAR Architecture

The GPIO Output X-BAR has eight outputs that are routed to the GPIO module. [Figure 10-3](#) represents the architecture of a single output, but this output is identical to the architecture of all of the other outputs. Note that the architecture of the Output X-BAR (with the exception of the output latch) is similar to the architecture of the ePWM X-BAR.

First, determine the signals that can be passed to the GPIO by referencing [Table 10-3](#). Select up to one signal per mux (32 total muxes) for each OUTPUTXBAr output. Select the inputs to each mux using the OUTPUTxMUX0TO15CFG and OUTPUTxMUX16TO31CFG registers. To pass any signal through to the GPIO, enable the mux in the OUTPUTxMUXENABLE register. All muxes that are enabled are logically ORed before being passed on to the respective OUTPUTx signal on the GPIO module. To optionally invert the signal, use the OUTPUTINV register. The final output is only recognized on the GPIO if the proper OUTPUTx muxing options are selected using the GPIO registers.




Figure 10-3. GPIO Output X-BAR Architecture

Note

Do not use "Reserved" signals in your application.

Table 10-3. Output X-BAR Mux Configuration Table

| Mux | 0 | 1 | 2 | 3 |
|-----|------------------|--------------------------------|----------|------------|
| G0 | CMPSS1_CTRIPOUTH | CMPSS1_CTRIPOUTH_OR_CTRI POUTL | ADCAEV1 | ECAP1_OUT |
| G1 | CMPSS1_CTRIPOUTL | INPUTXBAR1 | Reserved | ADCCEVT1 |
| G2 | CMPSS2_CTRIPOUTH | CMPSS2_CTRIPOUTH_OR_CTRI POUTL | ADCAEV2 | ECAP2_OUT |
| G3 | CMPSS2_CTRIPOUTL | INPUTXBAR2 | Reserved | ADCCEVT2 |
| G4 | CMPSS3_CTRIPOUTH | CMPSS3_CTRIPOUTH_OR_CTRI POUTL | ADCAEV3 | ECAP3_OUT |
| G5 | CMPSS3_CTRIPOUTL | INPUTXBAR3 | Reserved | ADCCEVT3 |
| G6 | CMPSS4_CTRIPOUTH | CMPSS4_CTRIPOUTH_OR_CTRI POUTL | ADCAEV4 | Reserved |
| G7 | CMPSS4_CTRIPOUTL | INPUTXBAR4 | Reserved | ADCCEVT4 |
| G8 | Reserved | Reserved | Reserved | Reserved |
| G9 | Reserved | INPUTXBAR5 | Reserved | Reserved |
| G10 | Reserved | Reserved | Reserved | Reserved |
| G11 | Reserved | INPUTXBAR6 | Reserved | Reserved |
| G12 | Reserved | Reserved | Reserved | Reserved |
| G13 | Reserved | ADCSOCDAO | Reserved | Reserved |
| G14 | Reserved | Reserved | Reserved | EXTSYNCOUT |
| G15 | Reserved | ADCSOCBO | Reserved | Reserved |
| G16 | Reserved | Reserved | Reserved | Reserved |
| G17 | Reserved | Reserved | Reserved | Reserved |
| G18 | Reserved | Reserved | Reserved | Reserved |
| G19 | Reserved | Reserved | Reserved | ERRORSTS |
| G20 | Reserved | Reserved | Reserved | Reserved |
| G21 | Reserved | Reserved | Reserved | Reserved |
| G22 | Reserved | Reserved | Reserved | Reserved |
| G23 | Reserved | Reserved | Reserved | Reserved |
| G24 | Reserved | Reserved | Reserved | Reserved |
| G25 | Reserved | Reserved | Reserved | Reserved |
| G26 | Reserved | Reserved | Reserved | Reserved |
| G27 | Reserved | Reserved | Reserved | Reserved |
| G28 | Reserved | Reserved | Reserved | Reserved |
| G29 | Reserved | Reserved | Reserved | Reserved |
| G30 | Reserved | Reserved | Reserved | EPG1OUT0 |
| G31 | Reserved | Reserved | ERRORSTS | EPG1OUT1 |

10.2.3 X-BAR Flags

With the exception of the CMPSS signals, the ePWM X-BAR and the Output X-BAR have all of the same input signals. Due to the inputs being similar between the ePWM X-BAR and Output X-BAR, all X-BAR modules leverage a single set of input flags to indicate which input signals have been triggered. This allows software to check the input flags when an event occurs. See [Figure 10-4](#) for more information. There is a bit allocated for each input signal in one of the XBARFLGx registers. The flag remains set until cleared through the appropriate XBARCLRx register.

Note

Not all input sources are routed to all X-BAR modules. Refer to the X-BAR specific configuration tables for exact connections.




Figure 10-4. X-BAR Input Sources

10.3 XBAR Registers

This section describes the Crossbar registers.

10.3.1 XBAR Base Address Table

Table 10-4. XBAR Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|------------------|-----------------|--------------|--------------------|
| Instance | Structure | | | |
| InputXbarRegs | INPUT_XBAR_REGS | INPUTXBAR_BASE | 0x0000_7900 | YES |
| XbarRegs | XBAR_REGS | XBAR_BASE | 0x0000_7920 | YES |
| EPwmXbarRegs | EPWM_XBAR_REGS | EPWMXBAR_BASE | 0x0000_7A00 | YES |
| OutputXbarRegs | OUTPUT_XBAR_REGS | OUTPUTXBAR_BASE | 0x0000_7A80 | YES |

10.3.2 INPUT_XBAR_REGS Registers

Table 10-5 lists the memory-mapped registers for the INPUT_XBAR_REGS registers. All register offset addresses not listed in Table 10-5 should be considered as reserved locations and the register contents should not be modified.

Table 10-5. INPUT_XBAR_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-----------------|--|------------------|---------|
| 0h | INPUT1SELECT | INPUT1 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 1h | INPUT2SELECT | INPUT2 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 2h | INPUT3SELECT | INPUT3 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 3h | INPUT4SELECT | INPUT4 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 4h | INPUT5SELECT | INPUT5 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 5h | INPUT6SELECT | INPUT6 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 6h | INPUT7SELECT | INPUT7 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 7h | INPUT8SELECT | INPUT8 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 8h | INPUT9SELECT | INPUT9 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 9h | INPUT10SELECT | INPUT10 Input Select Register (GPIO0 to x) | EALLOW | Go |
| Ah | INPUT11SELECT | INPUT11 Input Select Register (GPIO0 to x) | EALLOW | Go |
| Bh | INPUT12SELECT | INPUT12 Input Select Register (GPIO0 to x) | EALLOW | Go |
| Ch | INPUT13SELECT | INPUT13 Input Select Register (GPIO0 to x) | EALLOW | Go |
| Dh | INPUT14SELECT | INPUT14 Input Select Register (GPIO0 to x) | EALLOW | Go |
| Eh | INPUT15SELECT | INPUT15 Input Select Register (GPIO0 to x) | EALLOW | Go |
| Fh | INPUT16SELECT | INPUT16 Input Select Register (GPIO0 to x) | EALLOW | Go |
| 1Eh | INPUTSELECTLOCK | Input Select Lock Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. Table 10-6 shows the codes that are used for access types in this section.

Table 10-6. INPUT_XBAR_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

10.3.2.1 INPUT1SELECT Register (Offset = 0h) [Reset = FFFEh]

INPUT1SELECT is shown in [Figure 10-5](#) and described in [Table 10-7](#).

Return to the [Summary Table](#).

INPUT1 Input Select Register (GPIO0 to x)

Figure 10-5. INPUT1SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-7. INPUT1SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT1 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.2 INPUT2SELECT Register (Offset = 1h) [Reset = FFFEh]

INPUT2SELECT is shown in [Figure 10-6](#) and described in [Table 10-8](#).

Return to the [Summary Table](#).

INPUT2 Input Select Register (GPIO0 to x)

Figure 10-6. INPUT2SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-8. INPUT2SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT2 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYSRSn</p> |

10.3.2.3 INPUT3SELECT Register (Offset = 2h) [Reset = FFFEh]

INPUT3SELECT is shown in [Figure 10-7](#) and described in [Table 10-9](#).

Return to the [Summary Table](#).

INPUT3 Input Select Register (GPIO0 to x)

Figure 10-7. INPUT3SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-9. INPUT3SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT3 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.4 INPUT4SELECT Register (Offset = 3h) [Reset = FFFEh]

INPUT4SELECT is shown in [Figure 10-8](#) and described in [Table 10-10](#).

Return to the [Summary Table](#).

INPUT4 Input Select Register (GPIO0 to x)

Figure 10-8. INPUT4SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-10. INPUT4SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT4 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYSRSn</p> |

10.3.2.5 INPUT5SELECT Register (Offset = 4h) [Reset = FFFEh]

INPUT5SELECT is shown in [Figure 10-9](#) and described in [Table 10-11](#).

Return to the [Summary Table](#).

INPUT5 Input Select Register (GPIO0 to x)

Figure 10-9. INPUT5SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-11. INPUT5SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT5 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.6 INPUT6SELECT Register (Offset = 5h) [Reset = FFFEh]

INPUT6SELECT is shown in [Figure 10-10](#) and described in [Table 10-12](#).

Return to the [Summary Table](#).

INPUT6 Input Select Register (GPIO0 to x)

Figure 10-10. INPUT6SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-12. INPUT6SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT6 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYRSRs</p> |

10.3.2.7 INPUT7SELECT Register (Offset = 6h) [Reset = FFFEh]

INPUT7SELECT is shown in [Figure 10-11](#) and described in [Table 10-13](#).

Return to the [Summary Table](#).

INPUT7 Input Select Register (GPIO0 to x)

Figure 10-11. INPUT7SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-13. INPUT7SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT7 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.8 INPUT8SELECT Register (Offset = 7h) [Reset = FFFEh]

INPUT8SELECT is shown in [Figure 10-12](#) and described in [Table 10-14](#).

Return to the [Summary Table](#).

INPUT8 Input Select Register (GPIO0 to x)

Figure 10-12. INPUT8SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-14. INPUT8SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT8 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYRSRs</p> |

10.3.2.9 INPUT9SELECT Register (Offset = 8h) [Reset = FFFEh]

INPUT9SELECT is shown in [Figure 10-13](#) and described in [Table 10-15](#).

Return to the [Summary Table](#).

INPUT9 Input Select Register (GPIO0 to x)

Figure 10-13. INPUT9SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-15. INPUT9SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT9 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.10 INPUT10SELECT Register (Offset = 9h) [Reset = FFFEh]

INPUT10SELECT is shown in [Figure 10-14](#) and described in [Table 10-16](#).

Return to the [Summary Table](#).

INPUT10 Input Select Register (GPIO0 to x)

Figure 10-14. INPUT10SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-16. INPUT10SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT10 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYSRSn</p> |

10.3.2.11 INPUT11SELECT Register (Offset = Ah) [Reset = FFFEh]

INPUT11SELECT is shown in [Figure 10-15](#) and described in [Table 10-17](#).

Return to the [Summary Table](#).

INPUT11 Input Select Register (GPIO0 to x)

Figure 10-15. INPUT11SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-17. INPUT11SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT11 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.12 INPUT12SELECT Register (Offset = B_h) [Reset = FFFEh]

INPUT12SELECT is shown in [Figure 10-16](#) and described in [Table 10-18](#).

Return to the [Summary Table](#).

INPUT12 Input Select Register (GPIO0 to x)

Figure 10-16. INPUT12SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-18. INPUT12SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT12 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYSRSn</p> |

10.3.2.13 INPUT13SELECT Register (Offset = Ch) [Reset = FFFEh]

INPUT13SELECT is shown in [Figure 10-17](#) and described in [Table 10-19](#).

Return to the [Summary Table](#).

INPUT13 Input Select Register (GPIO0 to x)

Figure 10-17. INPUT13SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-19. INPUT13SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT13 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.14 INPUT14SELECT Register (Offset = Dh) [Reset = FFFEh]

INPUT14SELECT is shown in [Figure 10-18](#) and described in [Table 10-20](#).

Return to the [Summary Table](#).

INPUT14 Input Select Register (GPIO0 to x)

Figure 10-18. INPUT14SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-20. INPUT14SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT14 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYSRSn</p> |

10.3.2.15 INPUT15SELECT Register (Offset = Eh) [Reset = FFFEh]

INPUT15SELECT is shown in [Figure 10-19](#) and described in [Table 10-21](#).

Return to the [Summary Table](#).

INPUT15 Input Select Register (GPIO0 to x)

Figure 10-19. INPUT15SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-21. INPUT15SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | SELECT | R/W | FFFEh | Select GPIO for INPUT15 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn |

10.3.2.16 INPUT16SELECT Register (Offset = Fh) [Reset = FFFEh]

INPUT16SELECT is shown in [Figure 10-20](#) and described in [Table 10-22](#).

Return to the [Summary Table](#).

INPUT16 Input Select Register (GPIO0 to x)

Figure 10-20. INPUT16SELECT Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SELECT | | | | | | | |
| R/W-FFFEh | | | | | | | |

Table 10-22. INPUT16SELECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | SELECT | R/W | FFFEh | <p>Select GPIO for INPUT16 signal:</p> <p>0x0 : Select GPIO0</p> <p>0x1 : Select GPIO1</p> <p>0x2 : Select GPIO2</p> <p>...</p> <p>0xFFFFD: '1' will be driven to the destination</p> <p>0xFFFFE: '1' will be driven to the destination</p> <p>0xFFFFF: '0' will be driven to the destination</p> <p>NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'.</p> <p>Reset type: CPU1.SYSRSn</p> |

10.3.2.17 INPUTSELECTLOCK Register (Offset = 1Eh) [Reset = 00000000h]

INPUTSELECTLOCK is shown in [Figure 10-21](#) and described in [Table 10-23](#).

Return to the [Summary Table](#).

Input Select Lock Register.

Any bit in this register, once set can only be cleared through SYRSRs. Write of 0 to any bit of this register has no effect. Reads to the registers which have LOCK protection are always allowed.

Figure 10-21. INPUTSELECTLOCK Register

| | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INPUT16SELE CT | INPUT15SELE CT | INPUT14SELE CT | INPUT13SELE CT | INPUT12SELE CT | INPUT11SELE CT | INPUT10SELE CT | INPUT9SELEC T |
| R/WSonc-0h | R/WSonc-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INPUT8SELEC T | INPUT7SELEC T | INPUT6SELEC T | INPUT5SELEC T | INPUT4SELEC T | INPUT3SELEC T | INPUT2SELEC T | INPUT1SELEC T |
| R/WSonc-0h | R/WSonc-0h |

Table 10-23. INPUTSELECTLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|---------|-------|--|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15 | INPUT16SELECT | R/WSonc | 0h | Lock bit for INPUT16SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYRSRs |
| 14 | INPUT15SELECT | R/WSonc | 0h | Lock bit for INPUT15SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYRSRs |
| 13 | INPUT14SELECT | R/WSonc | 0h | Lock bit for INPUT14SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYRSRs |
| 12 | INPUT13SELECT | R/WSonc | 0h | Lock bit for INPUT13SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYRSRs |
| 11 | INPUT12SELECT | R/WSonc | 0h | Lock bit for INPUT12SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYRSRs |
| 10 | INPUT11SELECT | R/WSonc | 0h | Lock bit for INPUT11SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYRSRs |

Table 10-23. INPUTSELECTLOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|--|
| 9 | INPUT10SELECT | R/WOnce | 0h | Lock bit for INPUT10SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 8 | INPUT9SELECT | R/WOnce | 0h | Lock bit for INPUT9SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 7 | INPUT8SELECT | R/WOnce | 0h | Lock bit for INPUT8SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 6 | INPUT7SELECT | R/WOnce | 0h | Lock bit for INPUT7SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 5 | INPUT6SELECT | R/WOnce | 0h | Lock bit for INPUT6SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 4 | INPUT5SELECT | R/WOnce | 0h | Lock bit for INPUT5SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 3 | INPUT4SELECT | R/WOnce | 0h | Lock bit for INPUT4SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 2 | INPUT3SELECT | R/WOnce | 0h | Lock bit for INPUT3SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 1 | INPUT2SELECT | R/WOnce | 0h | Lock bit for INPUT2SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |
| 0 | INPUT1SELECT | R/WOnce | 0h | Lock bit for INPUT1SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn |

10.3.3 XBAR_REGS Registers

Table 10-24 lists the memory-mapped registers for the XBAR_REGS registers. All register offset addresses not listed in **Table 10-24** should be considered as reserved locations and the register contents should not be modified.

Table 10-24. XBAR_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|-----------------------------------|------------------|---------|
| 0h | XBARFLG1 | X-Bar Input Flag Register 1 | Go | |
| 2h | XBARFLG2 | X-Bar Input Flag Register 2 | Go | |
| 4h | XBARFLG3 | X-Bar Input Flag Register 3 | Go | |
| 6h | XBARFLG4 | X-Bar Input Flag Register 4 | Go | |
| 8h | XBARCLR1 | X-Bar Input Flag Clear Register 1 | Go | |
| Ah | XBARCLR2 | X-Bar Input Flag Clear Register 2 | Go | |
| Ch | XBARCLR3 | X-Bar Input Flag Clear Register 3 | Go | |
| Eh | XBARCLR4 | X-Bar Input Flag Clear Register 4 | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 10-25** shows the codes that are used for access types in this section.

Table 10-25. XBAR_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

10.3.3.1 XBARFLG1 Register (Offset = 0h) [Reset = 00000000h]

XBARFLG1 is shown in [Figure 10-22](#) and described in [Table 10-26](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 1

Figure 10-22. XBARFLG1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| RESERVED |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CMPSS4_CTRI POUTH | CMPSS4_CTRI POUTL | CMPSS3_CTRI POUTH | CMPSS3_CTRI POUTL | CMPSS2_CTRI POUTH | CMPSS2_CTRI POUTL | CMPSS1_CTRI POUTH | CMPSS1_CTRI POUTL |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPSS4_CTRI PH | CMPSS4_CTRI PL | CMPSS3_CTRI PH | CMPSS3_CTRI PL | CMPSS2_CTRI PH | CMPSS2_CTRI PL | CMPSS1_CTRI PH | CMPSS1_CTRI PL |
| R-0h |

Table 10-26. XBARFLG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------------|------|-------|---|
| 31 | RESERVED | R | 0h | Reserved |
| 30 | RESERVED | R | 0h | Reserved |
| 29 | RESERVED | R | 0h | Reserved |
| 28 | RESERVED | R | 0h | Reserved |
| 27 | RESERVED | R | 0h | Reserved |
| 26 | RESERVED | R | 0h | Reserved |
| 25 | RESERVED | R | 0h | Reserved |
| 24 | RESERVED | R | 0h | Reserved |
| 23 | CMPSS4_CTRIPOUTH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 22 | CMPSS4_CTRIPOUTL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 21 | CMPSS3_CTRIPOUTH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

Table 10-26. XBARFLG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|------------------|-------------|--------------|---|
| 20 | CMPSS3_CTRIPOUTL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 19 | CMPSS2_CTRIPOUTH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 18 | CMPSS2_CTRIPOUTL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 17 | CMPSS1_CTRIPOUTH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 16 | CMPSS1_CTRIPOUTL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 15 | RESERVED | R | 0h | Reserved |
| 14 | RESERVED | R | 0h | Reserved |
| 13 | RESERVED | R | 0h | Reserved |
| 12 | RESERVED | R | 0h | Reserved |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | CMPSS4_CTRIPH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 6 | CMPSS4_CTRIPL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

Table 10-26. XBARFLG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|---|
| 5 | CMPSS3_CTRIPH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 4 | CMPSS3_CTRIPL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 3 | CMPSS2_CTRIPH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 2 | CMPSS2_CTRIPL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 1 | CMPSS1_CTRIPH | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 0 | CMPSS1_CTRIPL | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

10.3.3.2 XBARFLG2 Register (Offset = 2h) [Reset = 00000000h]

XBARFLG2 is shown in [Figure 10-23](#) and described in [Table 10-27](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 2

Figure 10-23. XBARFLG2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|------------|----------|----------|----------|-----------|-----------|-----------|
| ADCCEVT1 | RESERVED | RESERVED | RESERVED | RESERVED | ADCAEV4 | ADCAEV3 | ADCAEV2 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ADCAEV1 | EXTSYNCOUT | RESERVED | RESERVED | RESERVED | ECAP3_OUT | ECAP2_OUT | ECAP1_OUT |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INPUT14 | INPUT13 | INPUT12 | INPUT11 | INPUT10 | INPUT9 | INPUT8 | INPUT7 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCSOCB | ADCSOCA | INPUT6 | INPUT5 | INPUT4 | INPUT3 | INPUT2 | INPUT1 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 10-27. XBARFLG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | ADCCEVT1 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 30 | RESERVED | R | 0h | Reserved |
| 29 | RESERVED | R | 0h | Reserved |
| 28 | RESERVED | R | 0h | Reserved |
| 27 | RESERVED | R | 0h | Reserved |
| 26 | ADCAEV4 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 25 | ADCAEV3 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 24 | ADCAEV2 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

Table 10-27. XBARFLG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 23 | ADCAEVT1 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 22 | EXTSYNCOUT | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 21 | RESERVED | R | 0h | Reserved |
| 20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R | 0h | Reserved |
| 18 | ECAP3_OUT | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 17 | ECAP2_OUT | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 16 | ECAP1_OUT | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 15 | INPUT14 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 14 | INPUT13 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 13 | INPUT12 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

Table 10-27. XBARFLG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 12 | INPUT11 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 11 | INPUT10 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 10 | INPUT9 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 9 | INPUT8 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 8 | INPUT7 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 7 | ADCSOCB | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 6 | ADCSOCA | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 5 | INPUT6 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

Table 10-27. XBARFLG2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 4 | INPUT5 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 3 | INPUT4 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 2 | INPUT3 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 1 | INPUT2 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 0 | INPUT1 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

10.3.3.3 XBARFLG3 Register (Offset = 4h) [Reset = 00000000h]

XBARFLG3 is shown in [Figure 10-24](#) and described in [Table 10-28](#).

[Return to the Summary Table.](#)

X-Bar Input Flag Register 3

Figure 10-24. XBARFLG3 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | ADCCEVT4 | ADCCEVT3 | ADCCEVT2 |
| R-0h |

Table 10-28. XBARFLG3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 31 | RESERVED | R | 0h | Reserved |
| 30 | RESERVED | R | 0h | Reserved |
| 29 | RESERVED | R | 0h | Reserved |
| 28 | RESERVED | R | 0h | Reserved |
| 27 | RESERVED | R | 0h | Reserved |
| 26 | RESERVED | R | 0h | Reserved |
| 25 | RESERVED | R | 0h | Reserved |
| 24 | RESERVED | R | 0h | Reserved |
| 23 | RESERVED | R | 0h | Reserved |
| 22 | RESERVED | R | 0h | Reserved |
| 21 | RESERVED | R | 0h | Reserved |
| 20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17 | RESERVED | R | 0h | Reserved |
| 16 | RESERVED | R | 0h | Reserved |
| 15 | RESERVED | R | 0h | Reserved |
| 14 | RESERVED | R | 0h | Reserved |
| 13 | RESERVED | R | 0h | Reserved |
| 12 | RESERVED | R | 0h | Reserved |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |

Table 10-28. XBARFLG3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | ADCCEVT4 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 1 | ADCCEVT3 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 0 | ADCCEVT2 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: Corresponding Input was triggered 0: Corresponding Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

10.3.3.4 XBARFLG4 Register (Offset = 6h) [Reset = 00000000h]

XBARFLG4 is shown in [Figure 10-25](#) and described in [Table 10-29](#).

Return to the [Summary Table](#).

X-Bar Input Flag Register 4

Figure 10-25. XBARFLG4 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|--------------------|-----------------|-----------------|-----------------|----------|
| RESERVED | RESERVED | RESERVED | ERRORSTS_E RROR | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | MCANA_FEVT 2 | MCANA_FEVT 1 | MCANA_FEVT 0 | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 10-29. XBARFLG4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------------|------|-------|---|
| 31 | RESERVED | R | 0h | Reserved |
| 30 | RESERVED | R | 0h | Reserved |
| 29 | RESERVED | R | 0h | Reserved |
| 28 | ERRORSTS_ERROR | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ERRORSTS_ERROR input was triggered 0: ERRORSTS_ERROR Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 27 | RESERVED | R | 0h | Reserved |
| 26 | RESERVED | R | 0h | Reserved |
| 25 | RESERVED | R | 0h | Reserved |
| 24 | RESERVED | R | 0h | Reserved |
| 23 | RESERVED | R | 0h | Reserved |
| 22 | RESERVED | R | 0h | Reserved |
| 21 | RESERVED | R | 0h | Reserved |
| 20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17 | RESERVED | R | 0h | Reserved |
| 16 | RESERVED | R | 0h | Reserved |
| 15 | RESERVED | R | 0h | Reserved |
| 14 | RESERVED | R | 0h | Reserved |
| 13 | RESERVED | R | 0h | Reserved |

Table 10-29. XBARFLG4 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 12 | RESERVED | R | 0h | Reserved |
| 11 | MCANA_FEVT2 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT2 input was triggered 0: MCANA_FEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 10 | MCANA_FEVT1 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT1 input was triggered 0: MCANA_FEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 9 | MCANA_FEVT0 | R | 0h | This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT0 input was triggered 0: MCANA_FEVT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

10.3.3.5 XBARCLR1 Register (Offset = 8h) [Reset = 00000000h]

XBARCLR1 is shown in [Figure 10-26](#) and described in [Table 10-30](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 1

Figure 10-26. XBARCLR1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| RESERVED |
| R-0/W1S-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CMPSS4_CTRI POUTH | CMPSS4_CTRI POUTL | CMPSS3_CTRI POUTH | CMPSS3_CTRI POUTL | CMPSS2_CTRI POUTH | CMPSS2_CTRI POUTL | CMPSS1_CTRI POUTH | CMPSS1_CTRI POUTL |
| R-0/W1S-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPSS4_CTRI PH | CMPSS4_CTRI PL | CMPSS3_CTRI PH | CMPSS3_CTRI PL | CMPSS2_CTRI PH | CMPSS2_CTRI PL | CMPSS1_CTRI PH | CMPSS1_CTRI PL |
| R-0/W1S-0h |

Table 10-30. XBARCLR1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------------|---------|-------|--|
| 31 | RESERVED | R-0/W1S | 0h | Reserved |
| 30 | RESERVED | R-0/W1S | 0h | Reserved |
| 29 | RESERVED | R-0/W1S | 0h | Reserved |
| 28 | RESERVED | R-0/W1S | 0h | Reserved |
| 27 | RESERVED | R-0/W1S | 0h | Reserved |
| 26 | RESERVED | R-0/W1S | 0h | Reserved |
| 25 | RESERVED | R-0/W1S | 0h | Reserved |
| 24 | RESERVED | R-0/W1S | 0h | Reserved |
| 23 | CMPSS4_CTRIPOUTH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 22 | CMPSS4_CTRIPOUTL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 21 | CMPSS3_CTRIPOUTH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 20 | CMPSS3_CTRIPOUTL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 19 | CMPSS2_CTRIPOUTH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |

Table 10-30. XBARCLR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|------------------|-------------|--------------|--|
| 18 | CMPSS2_CTRIPOUTL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 17 | CMPSS1_CTRIPOUTH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 16 | CMPSS1_CTRIPOUTL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 15 | RESERVED | R-0/W1S | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | RESERVED | R-0/W1S | 0h | Reserved |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |
| 11 | RESERVED | R-0/W1S | 0h | Reserved |
| 10 | RESERVED | R-0/W1S | 0h | Reserved |
| 9 | RESERVED | R-0/W1S | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | CMPSS4_CTRIPH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 6 | CMPSS4_CTRIPL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 5 | CMPSS3_CTRIPH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 4 | CMPSS3_CTRIPL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 3 | CMPSS2_CTRIPH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 2 | CMPSS2_CTRIPL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 1 | CMPSS1_CTRIPH | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 0 | CMPSS1_CTRIPL | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |

10.3.3.6 XBARCLR2 Register (Offset = Ah) [Reset = 00000000h]

XBARCLR2 is shown in [Figure 10-27](#) and described in [Table 10-31](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 2

Figure 10-27. XBARCLR2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| ADCCEVT1 | RESERVED | RESERVED | RESERVED | RESERVED | ADCAEV4 | ADCAEV3 | ADCAEV2 |
| R-0/W1S-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ADCAEV1 | EXTSYNCOUT | RESERVED | RESERVED | RESERVED | ECAP3_OUT | ECAP2_OUT | ECAP1_OUT |
| R-0/W1S-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INPUT14 | INPUT13 | INPUT12 | INPUT11 | INPUT10 | INPUT9 | INPUT8 | INPUT7 |
| R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCSOCB | ADCSOCA | INPUT6 | INPUT5 | INPUT4 | INPUT3 | INPUT2 | INPUT1 |
| R-0/W1S-0h |

Table 10-31. XBARCLR2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|---------|-------|---|
| 31 | ADCCEVT1 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 30 | RESERVED | R-0/W1S | 0h | Reserved |
| 29 | RESERVED | R-0/W1S | 0h | Reserved |
| 28 | RESERVED | R-0/W1S | 0h | Reserved |
| 27 | RESERVED | R-0/W1S | 0h | Reserved |
| 26 | ADCAEV4 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 25 | ADCAEV3 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 24 | ADCAEV2 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 23 | ADCAEV1 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 22 | EXTSYNCOUT | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 21 | RESERVED | R-0/W1S | 0h | Reserved |
| 20 | RESERVED | R-0/W1S | 0h | Reserved |

Table 10-31. XBARCLR2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | RESERVED | R-0/W1S | 0h | Reserved |
| 18 | ECAP3_OUT | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 17 | ECAP2_OUT | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 16 | ECAP1_OUT | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 15 | INPUT14 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 14 | INPUT13 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 13 | INPUT12 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 12 | INPUT11 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 11 | INPUT10 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 10 | INPUT9 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 9 | INPUT8 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 8 | INPUT7 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 7 | ADCSOCB | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 6 | ADCSOCA | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |

Table 10-31. XBARCLR2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | INPUT6 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 4 | INPUT5 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 3 | INPUT4 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 2 | INPUT3 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 1 | INPUT2 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 0 | INPUT1 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |

10.3.3.7 XBARCLR3 Register (Offset = Ch) [Reset = 00000000h]

XBARCLR3 is shown in [Figure 10-28](#) and described in [Table 10-32](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 3

Figure 10-28. XBARCLR3 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| RESERVED |
| R-0/W1S-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED |
| R-0/W1S-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | ADCCEVT4 | ADCCEVT3 | ADCCEVT2 |
| R-0/W1S-0h |

Table 10-32. XBARCLR3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|---------|-------|-------------|
| 31 | RESERVED | R-0/W1S | 0h | Reserved |
| 30 | RESERVED | R-0/W1S | 0h | Reserved |
| 29 | RESERVED | R-0/W1S | 0h | Reserved |
| 28 | RESERVED | R-0/W1S | 0h | Reserved |
| 27 | RESERVED | R-0/W1S | 0h | Reserved |
| 26 | RESERVED | R-0/W1S | 0h | Reserved |
| 25 | RESERVED | R-0/W1S | 0h | Reserved |
| 24 | RESERVED | R-0/W1S | 0h | Reserved |
| 23 | RESERVED | R-0/W1S | 0h | Reserved |
| 22 | RESERVED | R-0/W1S | 0h | Reserved |
| 21 | RESERVED | R-0/W1S | 0h | Reserved |
| 20 | RESERVED | R-0/W1S | 0h | Reserved |
| 19 | RESERVED | R-0/W1S | 0h | Reserved |
| 18 | RESERVED | R-0/W1S | 0h | Reserved |
| 17 | RESERVED | R-0/W1S | 0h | Reserved |
| 16 | RESERVED | R-0/W1S | 0h | Reserved |
| 15 | RESERVED | R-0/W1S | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | RESERVED | R-0/W1S | 0h | Reserved |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |
| 11 | RESERVED | R-0/W1S | 0h | Reserved |
| 10 | RESERVED | R-0/W1S | 0h | Reserved |
| 9 | RESERVED | R-0/W1S | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R-0/W1S | 0h | Reserved |

Table 10-32. XBARCLR3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 6 | RESERVED | R-0/W1S | 0h | Reserved |
| 5 | RESERVED | R-0/W1S | 0h | Reserved |
| 4 | RESERVED | R-0/W1S | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | ADCCEVT4 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 1 | ADCCEVT3 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 0 | ADCCEVT2 | R-0/W1S | 0h | Writing 1 to a bit in this register clears the corresponding bit in the XBARILAT3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |

10.3.3.8 XBARCLR4 Register (Offset = Eh) [Reset = 00000000h]

XBARCLR4 is shown in [Figure 10-29](#) and described in [Table 10-33](#).

Return to the [Summary Table](#).

X-Bar Input Flag Clear Register 4

Figure 10-29. XBARCLR4 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------------|------------|------------|--------------------|-----------------|-----------------|-----------------|------------|
| RESERVED | RESERVED | RESERVED | ERRORSTS_E RROR | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | MCANA_FEVT 2 | MCANA_FEVT 1 | MCANA_FEVT 0 | RESERVED |
| R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 10-33. XBARCLR4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------------|---------|-------|---|
| 31 | RESERVED | R | 0h | Reserved |
| 30 | RESERVED | R-0/W1S | 0h | Reserved |
| 29 | RESERVED | R-0/W1S | 0h | Reserved |
| 28 | ERRORSTS_ERROR | R-0/W1S | 0h | Writing 1 to this bit clears the ERRORSTS_ERROR bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYRSRs |
| 27 | RESERVED | R-0/W1S | 0h | Reserved |
| 26 | RESERVED | R-0/W1S | 0h | Reserved |
| 25 | RESERVED | R-0/W1S | 0h | Reserved |
| 24 | RESERVED | R-0/W1S | 0h | Reserved |
| 23 | RESERVED | R | 0h | Reserved |
| 22 | RESERVED | R | 0h | Reserved |
| 21 | RESERVED | R | 0h | Reserved |
| 20 | RESERVED | R | 0h | Reserved |
| 19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17 | RESERVED | R | 0h | Reserved |
| 16 | RESERVED | R | 0h | Reserved |
| 15 | RESERVED | R-0/W1S | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13 | RESERVED | R-0/W1S | 0h | Reserved |
| 12 | RESERVED | R-0/W1S | 0h | Reserved |

Table 10-33. XBARCLR4 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 11 | MCANA_FEVT2 | R-0/W1S | 0h | Writing 1 to this bit clears the MCANA_FEVT2 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 10 | MCANA_FEVT1 | R-0/W1S | 0h | Writing 1 to this bit clears the MCANA_FEVT1 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 9 | MCANA_FEVT0 | R-0/W1S | 0h | Writing 1 to this bit clears the MCANA_FEVT0 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

10.3.4 EPWM_XBAR_REGS Registers

Table 10-34 lists the memory-mapped registers for the EPWM_XBAR_REGS registers. All register offset addresses not listed in Table 10-34 should be considered as reserved locations and the register contents should not be modified.

Table 10-34. EPWM_XBAR_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|--------------------|--|------------------|---------|
| 0h | TRIP4MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP4 | EALLOW | Go |
| 2h | TRIP4MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP4 | EALLOW | Go |
| 4h | TRIP5MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP5 | EALLOW | Go |
| 6h | TRIP5MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP5 | EALLOW | Go |
| 8h | TRIP7MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP7 | EALLOW | Go |
| Ah | TRIP7MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP7 | EALLOW | Go |
| Ch | TRIP8MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP8 | EALLOW | Go |
| Eh | TRIP8MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP8 | EALLOW | Go |
| 10h | TRIP9MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP9 | EALLOW | Go |
| 12h | TRIP9MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP9 | EALLOW | Go |
| 14h | TRIP10MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP10 | EALLOW | Go |
| 16h | TRIP10MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP10 | EALLOW | Go |
| 18h | TRIP11MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP11 | EALLOW | Go |
| 1Ah | TRIP11MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP11 | EALLOW | Go |
| 1Ch | TRIP12MUX0TO15CFG | ePWM XBAR Mux Configuration for TRIP12 | EALLOW | Go |
| 1Eh | TRIP12MUX16TO31CFG | ePWM XBAR Mux Configuration for TRIP12 | EALLOW | Go |
| 20h | TRIP4MUXENABLE | ePWM XBAR Mux Enable for TRIP4 | EALLOW | Go |
| 22h | TRIP5MUXENABLE | ePWM XBAR Mux Enable for TRIP5 | EALLOW | Go |
| 24h | TRIP7MUXENABLE | ePWM XBAR Mux Enable for TRIP7 | EALLOW | Go |
| 26h | TRIP8MUXENABLE | ePWM XBAR Mux Enable for TRIP8 | EALLOW | Go |
| 28h | TRIP9MUXENABLE | ePWM XBAR Mux Enable for TRIP9 | EALLOW | Go |
| 2Ah | TRIP10MUXENABLE | ePWM XBAR Mux Enable for TRIP10 | EALLOW | Go |
| 2Ch | TRIP11MUXENABLE | ePWM XBAR Mux Enable for TRIP11 | EALLOW | Go |
| 2Eh | TRIP12MUXENABLE | ePWM XBAR Mux Enable for TRIP12 | EALLOW | Go |
| 38h | TRIPOUTINV | ePWM XBAR Output Inversion Register | EALLOW | Go |
| 3Eh | TRIPLOCK | ePWM XBAR Configuration Lock register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. Table 10-35 shows the codes that are used for access types in this section.

Table 10-35. EPWM_XBAR_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|-----------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| WSonce | W Sonc | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

Table 10-35. EPWM_XBAR_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|--------------------------|------|--|
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

10.3.4.1 TRIP4MUX0TO15CFG Register (Offset = 0h) [Reset = 00000000h]

TRIP4MUX0TO15CFG is shown in Figure 10-30 and described in Table 10-36.

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP4

Figure 10-30. TRIP4MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-36. TRIP4MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-36. TRIP4MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-36. TRIP4MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.2 TRIP4MUX16TO31CFG Register (Offset = 2h) [Reset = 00000000h]

TRIP4MUX16TO31CFG is shown in [Figure 10-31](#) and described in [Table 10-37](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP4

Figure 10-31. TRIP4MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-37. TRIP4MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-37. TRIP4MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-37. TRIP4MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.3 TRIP5MUX0TO15CFG Register (Offset = 4h) [Reset = 00000000h]

TRIP5MUX0TO15CFG is shown in Figure 10-32 and described in Table 10-38.

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP5

Figure 10-32. TRIP5MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-38. TRIP5MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-38. TRIP5MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-38. TRIP5MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.4 TRIP5MUX16TO31CFG Register (Offset = 6h) [Reset = 00000000h]

TRIP5MUX16TO31CFG is shown in [Figure 10-33](#) and described in [Table 10-39](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP5

Figure 10-33. TRIP5MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-39. TRIP5MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-39. TRIP5MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-39. TRIP5MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.5 TRIP7MUX0TO15CFG Register (Offset = 8h) [Reset = 00000000h]

TRIP7MUX0TO15CFG is shown in [Figure 10-34](#) and described in [Table 10-40](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP7

Figure 10-34. TRIP7MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-40. TRIP7MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-40. TRIP7MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-40. TRIP7MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.6 TRIP7MUX16TO31CFG Register (Offset = Ah) [Reset = 00000000h]

TRIP7MUX16TO31CFG is shown in [Figure 10-35](#) and described in [Table 10-41](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP7

Figure 10-35. TRIP7MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-41. TRIP7MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-41. TRIP7MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-41. TRIP7MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.7 TRIP8MUX0TO15CFG Register (Offset = Ch) [Reset = 00000000h]

TRIP8MUX0TO15CFG is shown in Figure 10-36 and described in Table 10-42.

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP8

Figure 10-36. TRIP8MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-42. TRIP8MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-42. TRIP8MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-42. TRIP8MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.8 TRIP8MUX16TO31CFG Register (Offset = Eh) [Reset = 00000000h]

TRIP8MUX16TO31CFG is shown in [Figure 10-37](#) and described in [Table 10-43](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP8

Figure 10-37. TRIP8MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-43. TRIP8MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-43. TRIP8MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-43. TRIP8MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.9 TRIP9MUX0TO15CFG Register (Offset = 10h) [Reset = 00000000h]

TRIP9MUX0TO15CFG is shown in Figure 10-38 and described in Table 10-44.

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP9

Figure 10-38. TRIP9MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-44. TRIP9MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-44. TRIP9MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-44. TRIP9MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.10 TRIP9MUX16TO31CFG Register (Offset = 12h) [Reset = 00000000h]

TRIP9MUX16TO31CFG is shown in [Figure 10-39](#) and described in [Table 10-45](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP9

Figure 10-39. TRIP9MUX16TO31CFG Register

| | | | | | | | | | | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-45. TRIP9MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-45. TRIP9MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-45. TRIP9MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP9 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.11 TRIP10MUX0TO15CFG Register (Offset = 14h) [Reset = 00000000h]

TRIP10MUX0TO15CFG is shown in [Figure 10-40](#) and described in [Table 10-46](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP10

Figure 10-40. TRIP10MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-46. TRIP10MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-46. TRIP10MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-46. TRIP10MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.12 TRIP10MUX16TO31CFG Register (Offset = 16h) [Reset = 00000000h]

TRIP10MUX16TO31CFG is shown in [Figure 10-41](#) and described in [Table 10-47](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP10

Figure 10-41. TRIP10MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-47. TRIP10MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-47. TRIP10MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-47. TRIP10MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP10 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.13 TRIP11MUX0TO15CFG Register (Offset = 18h) [Reset = 00000000h]

TRIP11MUX0TO15CFG is shown in [Figure 10-42](#) and described in [Table 10-48](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP11

Figure 10-42. TRIP11MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-48. TRIP11MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-48. TRIP11MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-48. TRIP11MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.14 TRIP11MUX16TO31CFG Register (Offset = 1Ah) [Reset = 00000000h]

TRIP11MUX16TO31CFG is shown in [Figure 10-43](#) and described in [Table 10-49](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP11

Figure 10-43. TRIP11MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-49. TRIP11MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-49. TRIP11MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-49. TRIP11MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP11 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.15 TRIP12MUX0TO15CFG Register (Offset = 1Ch) [Reset = 00000000h]

TRIP12MUX0TO15CFG is shown in [Figure 10-44](#) and described in [Table 10-50](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP12

Figure 10-44. TRIP12MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-50. TRIP12MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-30 | MUX15 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-50. TRIP12MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | MUX9 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-50. TRIP12MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX1 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.16 TRIP12MUX16TO31CFG Register (Offset = 1Eh) [Reset = 00000000h]

TRIP12MUX16TO31CFG is shown in [Figure 10-45](#) and described in [Table 10-51](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for TRIP12

Figure 10-45. TRIP12MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-51. TRIP12MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-30 | MUX31 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-51. TRIP12MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX25 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-51. TRIP12MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX17 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for EPWM-XBAR TRIP12 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.17 TRIP4MUXENABLE Register (Offset = 20h) [Reset = 00000000h]

TRIP4MUXENABLE is shown in [Figure 10-46](#) and described in [Table 10-52](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP4

Figure 10-46. TRIP4MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-52. TRIP4MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-52. TRIP4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-52. TRIP4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-52. TRIP4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-52. TRIP4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of Mux0 to drive TRIP4 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP4 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.18 TRIP5MUXENABLE Register (Offset = 22h) [Reset = 00000000h]

TRIP5MUXENABLE is shown in [Figure 10-47](#) and described in [Table 10-53](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP5

Figure 10-47. TRIP5MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-53. TRIP5MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-53. TRIP5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-53. TRIP5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-53. TRIP5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-53. TRIP5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP5 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP5 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.19 TRIP7MUXENABLE Register (Offset = 24h) [Reset = 00000000h]

TRIP7MUXENABLE is shown in [Figure 10-48](#) and described in [Table 10-54](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP7

Figure 10-48. TRIP7MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-54. TRIP7MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-54. TRIP7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-54. TRIP7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-54. TRIP7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-54. TRIP7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP7 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP7 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.20 TRIP8MUXENABLE Register (Offset = 26h) [Reset = 00000000h]

TRIP8MUXENABLE is shown in [Figure 10-49](#) and described in [Table 10-55](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP8

Figure 10-49. TRIP8MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-55. TRIP8MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-55. TRIP8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-55. TRIP8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-55. TRIP8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-55. TRIP8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP8 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP8 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.21 TRIP9MUXENABLE Register (Offset = 28h) [Reset = 00000000h]

TRIP9MUXENABLE is shown in [Figure 10-50](#) and described in [Table 10-56](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP9

Figure 10-50. TRIP9MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-56. TRIP9MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-56. TRIP9MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-56. TRIP9MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-56. TRIP9MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-56. TRIP9MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP9 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP9 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP9 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.22 TRIP10MUXENABLE Register (Offset = 2Ah) [Reset = 00000000h]

TRIP10MUXENABLE is shown in [Figure 10-51](#) and described in [Table 10-57](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP10

Figure 10-51. TRIP10MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-57. TRIP10MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-57. TRIP10MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-57. TRIP10MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-57. TRIP10MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-57. TRIP10MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP10 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP10 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP10 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.23 TRIP11MUXENABLE Register (Offset = 2Ch) [Reset = 00000000h]

TRIP11MUXENABLE is shown in [Figure 10-52](#) and described in [Table 10-58](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP11

Figure 10-52. TRIP11MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-58. TRIP11MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-58. TRIP11MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-58. TRIP11MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-58. TRIP11MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-58. TRIP11MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP11 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP11 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP11 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.24 TRIP12MUXENABLE Register (Offset = 2Eh) [Reset = 00000000h]

TRIP12MUXENABLE is shown in [Figure 10-53](#) and described in [Table 10-59](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for TRIP12

Figure 10-53. TRIP12MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-59. TRIP12MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux31 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux31 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux30 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux30 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux29 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux29 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux28 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux28 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-59. TRIP12MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux27 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux27 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux26 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux26 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux25 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux25 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux24 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux24 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux23 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux23 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux22 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux22 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux21 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux21 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux20 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux20 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-59. TRIP12MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux19 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux19 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux18 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux18 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux17 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux17 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux16 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux16 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux15 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux15 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux14 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux14 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux13 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux13 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux12 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux12 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-59. TRIP12MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux11 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux11 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux10 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux10 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux9 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux9 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux8 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux8 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux7 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux7 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux6 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux6 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux5 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux5 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux4 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux4 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-59. TRIP12MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux3 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux3 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux2 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux2 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux1 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux1 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive TRIP12 of EPWM-XBAR 0: Respective output of Mux0 is disabled to drive the TRIP12 of EPWM-XBAR 1: Respective output of Mux0 is enabled to drive the TRIP12 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.25 TRIPOUTINV Register (Offset = 38h) [Reset = 00000000h]

TRIPOUTINV is shown in Figure 10-54 and described in Table 10-60.

Return to the [Summary Table](#).

ePWM XBAR Output Inversion Register

Figure 10-54. TRIPOUTINV Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRIP12 | TRIP11 | TRIP10 | TRIP9 | TRIP8 | TRIP7 | TRIP5 | TRIP4 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 10-60. TRIPOUTINV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | TRIP12 | R/W | 0h | Selects polarity for TRIP12 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | TRIP11 | R/W | 0h | Selects polarity for TRIP11 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | TRIP10 | R/W | 0h | Selects polarity for TRIP10 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | TRIP9 | R/W | 0h | Selects polarity for TRIP9 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 3 | TRIP8 | R/W | 0h | Selects polarity for TRIP8 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | TRIP7 | R/W | 0h | Selects polarity for TRIP7 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-60. TRIPOUTINV Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | TRIP5 | R/W | 0h | Selects polarity for TRIP5 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | TRIP4 | R/W | 0h | Selects polarity for TRIP4 of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.4.26 TRIPLOCK Register (Offset = 3Eh) [Reset = 00000000h]

TRIPLOCK is shown in Figure 10-55 and described in Table 10-61.

[Return to the Summary Table.](#)

ePWM XBAR Configuration Lock register

Figure 10-55. TRIPLOCK Register

Table 10-61. TRIPLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|----------|-------|---|
| 31-16 | KEY | R-0/W | 0h | Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn |
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | LOCK | R/WSonce | 0h | Locks the configuration for EPWM-XBAR. Once the configuration is locked, writes to the below registers for EPWM-XBAR is blocked. Registers Affected by the LOCK mechanism: EPWM-XBAROUTyMUX0TO15CFG EPWM-XBAROUTyMUX16TO31CFG EPWM-XBAROUTyMUXENABLE EPWM-XBAROUTLATEN EPWM-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn |

10.3.5 OUTPUT_XBAR_REGS Registers

Table 10-62 lists the memory-mapped registers for the OUTPUT_XBAR_REGS registers. All register offset addresses not listed in Table 10-62 should be considered as reserved locations and the register contents should not be modified.

Table 10-62. OUTPUT_XBAR_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------------|---|------------------|---------|
| 0h | OUTPUT1MUX0TO15CFG | Output X-BAR Mux Configuration for Output 1 | EALLOW | Go |
| 2h | OUTPUT1MUX16TO31CFG | Output X-BAR Mux Configuration for Output 1 | EALLOW | Go |
| 4h | OUTPUT2MUX0TO15CFG | Output X-BAR Mux Configuration for Output 2 | EALLOW | Go |
| 6h | OUTPUT2MUX16TO31CFG | Output X-BAR Mux Configuration for Output 2 | EALLOW | Go |
| 8h | OUTPUT3MUX0TO15CFG | Output X-BAR Mux Configuration for Output 3 | EALLOW | Go |
| Ah | OUTPUT3MUX16TO31CFG | Output X-BAR Mux Configuration for Output 3 | EALLOW | Go |
| Ch | OUTPUT4MUX0TO15CFG | Output X-BAR Mux Configuration for Output 4 | EALLOW | Go |
| Eh | OUTPUT4MUX16TO31CFG | Output X-BAR Mux Configuration for Output 4 | EALLOW | Go |
| 10h | OUTPUT5MUX0TO15CFG | Output X-BAR Mux Configuration for Output 5 | EALLOW | Go |
| 12h | OUTPUT5MUX16TO31CFG | Output X-BAR Mux Configuration for Output 5 | EALLOW | Go |
| 14h | OUTPUT6MUX0TO15CFG | Output X-BAR Mux Configuration for Output 6 | EALLOW | Go |
| 16h | OUTPUT6MUX16TO31CFG | Output X-BAR Mux Configuration for Output 6 | EALLOW | Go |
| 18h | OUTPUT7MUX0TO15CFG | Output X-BAR Mux Configuration for Output 7 | EALLOW | Go |
| 1Ah | OUTPUT7MUX16TO31CFG | Output X-BAR Mux Configuration for Output 7 | EALLOW | Go |
| 1Ch | OUTPUT8MUX0TO15CFG | Output X-BAR Mux Configuration for Output 8 | EALLOW | Go |
| 1Eh | OUTPUT8MUX16TO31CFG | Output X-BAR Mux Configuration for Output 8 | EALLOW | Go |
| 20h | OUTPUT1MUXENABLE | Output X-BAR Mux Enable for Output 1 | EALLOW | Go |
| 22h | OUTPUT2MUXENABLE | Output X-BAR Mux Enable for Output 2 | EALLOW | Go |
| 24h | OUTPUT3MUXENABLE | Output X-BAR Mux Enable for Output 3 | EALLOW | Go |
| 26h | OUTPUT4MUXENABLE | Output X-BAR Mux Enable for Output 4 | EALLOW | Go |
| 28h | OUTPUT5MUXENABLE | Output X-BAR Mux Enable for Output 5 | EALLOW | Go |
| 2Ah | OUTPUT6MUXENABLE | Output X-BAR Mux Enable for Output 6 | EALLOW | Go |
| 2Ch | OUTPUT7MUXENABLE | Output X-BAR Mux Enable for Output 7 | EALLOW | Go |
| 2Eh | OUTPUT8MUXENABLE | Output X-BAR Mux Enable for Output 8 | EALLOW | Go |
| 30h | OUTPUTLATCH | Output X-BAR Output Latch | | Go |
| 32h | OUTPUTLATCHCLR | Output X-BAR Output Latch Clear | | Go |
| 34h | OUTPUTLATCHFRC | Output X-BAR Output Latch Clear | | Go |
| 36h | OUTPUTLATCHENABLE | Output X-BAR Output Latch Enable | EALLOW | Go |
| 38h | OUTPUTINV | Output X-BAR Output Inversion | EALLOW | Go |
| 3Eh | OUTPUTLOCK | Output X-BAR Configuration Lock register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. Table 10-63 shows the codes that are used for access types in this section.

Table 10-63. OUTPUT_XBAR_REGS Access Type Codes

| Access Type | Code | Description |
|-------------|------|-----------------|
| Read Type | | |
| R | R | Read |
| R-0 | R-0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |

Table 10-63. OUTPUT_XBAR_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|--------------------------|------------|--|
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

10.3.5.1 OUTPUT1MUX0TO15CFG Register (Offset = 0h) [Reset = 00000000h]

OUTPUT1MUX0TO15CFG is shown in [Figure 10-56](#) and described in [Table 10-64](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

Figure 10-56. OUTPUT1MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-64. OUTPUT1MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT1 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT1 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT1 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT1 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT1 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT1 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-64. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT1 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT1 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT1 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT1 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT1 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT1 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT1 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT1 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-64. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT1 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT1 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.2 OUTPUT1MUX16TO31CFG Register (Offset = 2h) [Reset = 00000000h]

OUTPUT1MUX16TO31CFG is shown in [Figure 10-57](#) and described in [Table 10-65](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

Figure 10-57. OUTPUT1MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-65. OUTPUT1MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT1 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT1 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT1 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT1 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT1 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT1 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-65. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT1 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT1 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT1 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT1 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT1 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT1 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT1 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT1 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-65. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT1 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT1 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.3 OUTPUT2MUX0TO15CFG Register (Offset = 4h) [Reset = 00000000h]

OUTPUT2MUX0TO15CFG is shown in [Figure 10-58](#) and described in [Table 10-66](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

Figure 10-58. OUTPUT2MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-66. OUTPUT2MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT2 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT2 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT2 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT2 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT2 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT2 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-66. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT2 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT2 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT2 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT2 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT2 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT2 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT2 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT2 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-66. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT2 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT2 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.4 OUTPUT2MUX16TO31CFG Register (Offset = 6h) [Reset = 00000000h]

OUTPUT2MUX16TO31CFG is shown in [Figure 10-59](#) and described in [Table 10-67](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

Figure 10-59. OUTPUT2MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-67. OUTPUT2MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT2 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT2 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT2 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT2 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT2 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT2 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-67. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT2 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT2 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT2 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT2 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT2 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT2 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT2 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT2 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-67. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT2 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT2 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.5 OUTPUT3MUX0TO15CFG Register (Offset = 8h) [Reset = 00000000h]

OUTPUT3MUX0TO15CFG is shown in [Figure 10-60](#) and described in [Table 10-68](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

Figure 10-60. OUTPUT3MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-68. OUTPUT3MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT3 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT3 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT3 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT3 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT3 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT3 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-68. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT3 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT3 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT3 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT3 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT3 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT3 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT3 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT3 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-68. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT3 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT3 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.6 OUTPUT3MUX16TO31CFG Register (Offset = Ah) [Reset = 00000000h]

OUTPUT3MUX16TO31CFG is shown in [Figure 10-61](#) and described in [Table 10-69](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

Figure 10-61. OUTPUT3MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-69. OUTPUT3MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT3 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT3 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT3 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT3 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT3 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT3 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-69. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT3 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT3 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT3 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT3 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT3 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT3 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT3 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT3 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-69. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT3 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT3 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.7 OUTPUT4MUX0TO15CFG Register (Offset = Ch) [Reset = 00000000h]

OUTPUT4MUX0TO15CFG is shown in [Figure 10-62](#) and described in [Table 10-70](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

Figure 10-62. OUTPUT4MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-70. OUTPUT4MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-70. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-70. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.8 OUTPUT4MUX16TO31CFG Register (Offset = Eh) [Reset = 00000000h]

OUTPUT4MUX16TO31CFG is shown in [Figure 10-63](#) and described in [Table 10-71](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

Figure 10-63. OUTPUT4MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-71. OUTPUT4MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-71. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-71. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.9 OUTPUT5MUX0TO15CFG Register (Offset = 10h) [Reset = 00000000h]

OUTPUT5MUX0TO15CFG is shown in [Figure 10-64](#) and described in [Table 10-72](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

Figure 10-64. OUTPUT5MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-72. OUTPUT5MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-72. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-72. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.10 OUTPUT5MUX16TO31CFG Register (Offset = 12h) [Reset = 00000000h]

OUTPUT5MUX16TO31CFG is shown in [Figure 10-65](#) and described in [Table 10-73](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

Figure 10-65. OUTPUT5MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-73. OUTPUT5MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-73. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-73. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.11 OUTPUT6MUX0TO15CFG Register (Offset = 14h) [Reset = 00000000h]

OUTPUT6MUX0TO15CFG is shown in [Figure 10-66](#) and described in [Table 10-74](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

Figure 10-66. OUTPUT6MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-74. OUTPUT6MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT6 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT6 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT6 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT6 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT6 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT6 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-74. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT6 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT6 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT6 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT6 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT6 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT6 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT6 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT6 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-74. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT6 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT6 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.12 OUTPUT6MUX16TO31CFG Register (Offset = 16h) [Reset = 00000000h]

OUTPUT6MUX16TO31CFG is shown in [Figure 10-67](#) and described in [Table 10-75](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

Figure 10-67. OUTPUT6MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-75. OUTPUT6MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT6 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT6 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT6 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT6 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT6 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT6 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-75. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT6 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT6 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT6 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT6 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT6 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT6 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT6 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT6 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-75. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT6 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT6 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.13 OUTPUT7MUX0TO15CFG Register (Offset = 18h) [Reset = 00000000h]

OUTPUT7MUX0TO15CFG is shown in [Figure 10-68](#) and described in [Table 10-76](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

Figure 10-68. OUTPUT7MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-76. OUTPUT7MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-76. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-76. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.14 OUTPUT7MUX16TO31CFG Register (Offset = 1Ah) [Reset = 00000000h]

OUTPUT7MUX16TO31CFG is shown in [Figure 10-69](#) and described in [Table 10-77](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

Figure 10-69. OUTPUT7MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-77. OUTPUT7MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-77. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-77. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.15 OUTPUT8MUX0TO15CFG Register (Offset = 1Ch) [Reset = 00000000h]

OUTPUT8MUX0TO15CFG is shown in [Figure 10-70](#) and described in [Table 10-78](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

Figure 10-70. OUTPUT8MUX0TO15CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-78. OUTPUT8MUX0TO15CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX15 | R/W | 0h | Select Bits for OUTPUT8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX14 | R/W | 0h | Select Bits for OUTPUT8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX13 | R/W | 0h | Select Bits for OUTPUT8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX12 | R/W | 0h | Select Bits for OUTPUT8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX11 | R/W | 0h | Select Bits for OUTPUT8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX10 | R/W | 0h | Select Bits for OUTPUT8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-78. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 19-18 | MUX9 | R/W | 0h | Select Bits for OUTPUT8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX8 | R/W | 0h | Select Bits for OUTPUT8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX7 | R/W | 0h | Select Bits for OUTPUT8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX6 | R/W | 0h | Select Bits for OUTPUT8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX5 | R/W | 0h | Select Bits for OUTPUT8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX4 | R/W | 0h | Select Bits for OUTPUT8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX3 | R/W | 0h | Select Bits for OUTPUT8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX2 | R/W | 0h | Select Bits for OUTPUT8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-78. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3-2 | MUX1 | R/W | 0h | Select Bits for OUTPUT8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX0 | R/W | 0h | Select Bits for OUTPUT8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.16 OUTPUT8MUX16TO31CFG Register (Offset = 1Eh) [Reset = 00000000h]

OUTPUT8MUX16TO31CFG is shown in [Figure 10-71](#) and described in [Table 10-79](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

Figure 10-71. OUTPUT8MUX16TO31CFG Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|--------|--------|--------|--------|--------|--------|--------|----|----|----|----|----|----|----|----|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 | | | | | | | | |
| R/W-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 | | | | | | | | |
| R/W-0h | | | | | | | | |

Table 10-79. OUTPUT8MUX16TO31CFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-30 | MUX31 | R/W | 0h | Select Bits for OUTPUT8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29-28 | MUX30 | R/W | 0h | Select Bits for OUTPUT8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 27-26 | MUX29 | R/W | 0h | Select Bits for OUTPUT8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25-24 | MUX28 | R/W | 0h | Select Bits for OUTPUT8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23-22 | MUX27 | R/W | 0h | Select Bits for OUTPUT8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21-20 | MUX26 | R/W | 0h | Select Bits for OUTPUT8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-79. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 19-18 | MUX25 | R/W | 0h | Select Bits for OUTPUT8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17-16 | MUX24 | R/W | 0h | Select Bits for OUTPUT8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15-14 | MUX23 | R/W | 0h | Select Bits for OUTPUT8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13-12 | MUX22 | R/W | 0h | Select Bits for OUTPUT8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 11-10 | MUX21 | R/W | 0h | Select Bits for OUTPUT8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9-8 | MUX20 | R/W | 0h | Select Bits for OUTPUT8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7-6 | MUX19 | R/W | 0h | Select Bits for OUTPUT8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5-4 | MUX18 | R/W | 0h | Select Bits for OUTPUT8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-79. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | MUX17 | R/W | 0h | Select Bits for OUTPUT8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1-0 | MUX16 | R/W | 0h | Select Bits for OUTPUT8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.17 OUTPUT1MUXENABLE Register (Offset = 20h) [Reset = 0000000h]

OUTPUT1MUXENABLE is shown in [Figure 10-72](#) and described in [Table 10-80](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 1

Figure 10-72. OUTPUT1MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-80. OUTPUT1MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-80. OUTPUT1MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-80. OUTPUT1MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-80. OUTPUT1MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-80. OUTPUT1MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.18 OUTPUT2MUXENABLE Register (Offset = 22h) [Reset = 00000000h]

OUTPUT2MUXENABLE is shown in [Figure 10-73](#) and described in [Table 10-81](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 2

Figure 10-73. OUTPUT2MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-81. OUTPUT2MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-81. OUTPUT2MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-81. OUTPUT2MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-81. OUTPUT2MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-81. OUTPUT2MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.19 OUTPUT3MUXENABLE Register (Offset = 24h) [Reset = 0000000h]

OUTPUT3MUXENABLE is shown in [Figure 10-74](#) and described in [Table 10-82](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 3

Figure 10-74. OUTPUT3MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-82. OUTPUT3MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-82. OUTPUT3MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-82. OUTPUT3MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-82. OUTPUT3MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-82. OUTPUT3MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.20 OUTPUT4MUXENABLE Register (Offset = 26h) [Reset = 00000000h]

OUTPUT4MUXENABLE is shown in [Figure 10-75](#) and described in [Table 10-83](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 4

Figure 10-75. OUTPUT4MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-83. OUTPUT4MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-83. OUTPUT4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-83. OUTPUT4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-83. OUTPUT4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-83. OUTPUT4MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.21 OUTPUT5MUXENABLE Register (Offset = 28h) [Reset = 0000000h]

OUTPUT5MUXENABLE is shown in [Figure 10-76](#) and described in [Table 10-84](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 5

Figure 10-76. OUTPUT5MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-84. OUTPUT5MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-84. OUTPUT5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-84. OUTPUT5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-84. OUTPUT5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-84. OUTPUT5MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.22 OUTPUT6MUXENABLE Register (Offset = 2Ah) [Reset = 00000000h]

OUTPUT6MUXENABLE is shown in [Figure 10-77](#) and described in [Table 10-85](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 6

Figure 10-77. OUTPUT6MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-85. OUTPUT6MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-85. OUTPUT6MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-85. OUTPUT6MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-85. OUTPUT6MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-85. OUTPUT6MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.23 OUTPUT7MUXENABLE Register (Offset = 2Ch) [Reset = 00000000h]

OUTPUT7MUXENABLE is shown in [Figure 10-78](#) and described in [Table 10-86](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 7

Figure 10-78. OUTPUT7MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-86. OUTPUT7MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-86. OUTPUT7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-86. OUTPUT7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-86. OUTPUT7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-86. OUTPUT7MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.24 OUTPUT8MUXENABLE Register (Offset = 2Eh) [Reset = 00000000h]

OUTPUT8MUXENABLE is shown in [Figure 10-79](#) and described in [Table 10-87](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 8

Figure 10-79. OUTPUT8MUXENABLE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MUX31 | MUX30 | MUX29 | MUX28 | MUX27 | MUX26 | MUX25 | MUX24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MUX23 | MUX22 | MUX21 | MUX20 | MUX19 | MUX18 | MUX17 | MUX16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MUX15 | MUX14 | MUX13 | MUX12 | MUX11 | MUX10 | MUX9 | MUX8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MUX7 | MUX6 | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 |
| R/W-0h |

Table 10-87. OUTPUT8MUXENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | MUX31 | R/W | 0h | Selects the output of Mux31 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 30 | MUX30 | R/W | 0h | Selects the output of Mux30 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 29 | MUX29 | R/W | 0h | Selects the output of Mux29 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 28 | MUX28 | R/W | 0h | Selects the output of Mux28 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-87. OUTPUT8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | MUX27 | R/W | 0h | Selects the output of Mux27 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 26 | MUX26 | R/W | 0h | Selects the output of Mux26 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 25 | MUX25 | R/W | 0h | Selects the output of Mux25 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 24 | MUX24 | R/W | 0h | Selects the output of Mux24 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 23 | MUX23 | R/W | 0h | Selects the output of Mux23 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 22 | MUX22 | R/W | 0h | Selects the output of Mux22 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 21 | MUX21 | R/W | 0h | Selects the output of Mux21 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 20 | MUX20 | R/W | 0h | Selects the output of Mux20 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-87. OUTPUT8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 19 | MUX19 | R/W | 0h | Selects the output of Mux19 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 18 | MUX18 | R/W | 0h | Selects the output of Mux18 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 17 | MUX17 | R/W | 0h | Selects the output of Mux17 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 16 | MUX16 | R/W | 0h | Selects the output of Mux16 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 15 | MUX15 | R/W | 0h | Selects the output of Mux15 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 14 | MUX14 | R/W | 0h | Selects the output of Mux14 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 13 | MUX13 | R/W | 0h | Selects the output of Mux13 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 12 | MUX12 | R/W | 0h | Selects the output of Mux12 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-87. OUTPUT8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 11 | MUX11 | R/W | 0h | Selects the output of Mux11 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 10 | MUX10 | R/W | 0h | Selects the output of Mux10 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 9 | MUX9 | R/W | 0h | Selects the output of Mux9 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 8 | MUX8 | R/W | 0h | Selects the output of Mux8 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 7 | MUX7 | R/W | 0h | Selects the output of Mux7 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | MUX6 | R/W | 0h | Selects the output of Mux6 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | MUX5 | R/W | 0h | Selects the output of Mux5 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | MUX4 | R/W | 0h | Selects the output of Mux4 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-87. OUTPUT8MUXENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | MUX3 | R/W | 0h | Selects the output of Mux3 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | MUX2 | R/W | 0h | Selects the output of Mux2 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | MUX1 | R/W | 0h | Selects the output of Mux1 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | MUX0 | R/W | 0h | Selects the output of mux0 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.25 OUTPUTLATCH Register (Offset = 30h) [Reset = 00000000h]

OUTPUTLATCH is shown in [Figure 10-80](#) and described in [Table 10-88](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch

Figure 10-80. OUTPUTLATCH Register

| | | | | | | | |
|----------|---------|---------|---------|---------|---------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OUTPUT8 | OUTPUT7 | OUTPUT6 | OUTPUT5 | OUTPUT4 | OUTPUT3 | OUTPUT2 | OUTPUT1 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 10-88. OUTPUTLATCH Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | OUTPUT8 | R | 0h | Records the OUTPUT8 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYRSRs |
| 6 | OUTPUT7 | R | 0h | Records the OUTPUT7 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYRSRs |
| 5 | OUTPUT6 | R | 0h | Records the OUTPUT6 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYRSRs |
| 4 | OUTPUT5 | R | 0h | Records the OUTPUT5 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYRSRs |

Table 10-88. OUTPUTLATCH Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 3 | OUTPUT4 | R | 0h | Records the OUTPUT4 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 2 | OUTPUT3 | R | 0h | Records the OUTPUT3 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 1 | OUTPUT2 | R | 0h | Records the OUTPUT2 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |
| 0 | OUTPUT1 | R | 0h | Records the OUTPUT1 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn |

10.3.5.26 OUTPUTLATCHCLR Register (Offset = 32h) [Reset = 00000000h]

OUTPUTLATCHCLR is shown in [Figure 10-81](#) and described in [Table 10-89](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

Figure 10-81. OUTPUTLATCHCLR Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OUTPUT8 | OUTPUT7 | OUTPUT6 | OUTPUT5 | OUTPUT4 | OUTPUT3 | OUTPUT2 | OUTPUT1 |
| R-0/W1S-0h |

Table 10-89. OUTPUTLATCHCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|--|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | OUTPUT8 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 6 | OUTPUT7 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 5 | OUTPUT6 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 4 | OUTPUT5 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 3 | OUTPUT4 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |

Table 10-89. OUTPUTLATCHCLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|---------|-------|--|
| 2 | OUTPUT3 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | OUTPUT2 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | OUTPUT1 | R-0/W1S | 0h | Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.27 OUTPUTLATCHFRC Register (Offset = 34h) [Reset = 00000000h]

OUTPUTLATCHFRC is shown in [Figure 10-82](#) and described in [Table 10-90](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

Figure 10-82. OUTPUTLATCHFRC Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OUTPUT8 | OUTPUT7 | OUTPUT6 | OUTPUT5 | OUTPUT4 | OUTPUT3 | OUTPUT2 | OUTPUT1 |
| R-0/W1S-0h |

Table 10-90. OUTPUTLATCHFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | OUTPUT8 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 6 | OUTPUT7 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 5 | OUTPUT6 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 4 | OUTPUT5 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |
| 3 | OUTPUT4 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYRSRs |

Table 10-90. OUTPUTLATCHFRC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|---------|-------|---|
| 2 | OUTPUT3 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 1 | OUTPUT2 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | OUTPUT1 | R-0/W1S | 0h | Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.28 OUTPUTLATCHENABLE Register (Offset = 36h) [Reset = 00000000h]

OUTPUTLATCHENABLE is shown in [Figure 10-83](#) and described in [Table 10-91](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Enable

Figure 10-83. OUTPUTLATCHENABLE Register

| | | | | | | | |
|----------|---------|---------|---------|---------|---------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OUTPUT8 | OUTPUT7 | OUTPUT6 | OUTPUT5 | OUTPUT4 | OUTPUT3 | OUTPUT2 | OUTPUT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 10-91. OUTPUTLATCHENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | OUTPUT8 | R/W | 0h | Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | OUTPUT7 | R/W | 0h | Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | OUTPUT6 | R/W | 0h | Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | OUTPUT5 | R/W | 0h | Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 3 | OUTPUT4 | R/W | 0h | Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | OUTPUT3 | R/W | 0h | Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-91. OUTPUTLATCHENABLE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|--|
| 1 | OUTPUT2 | R/W | 0h | Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | OUTPUT1 | R/W | 0h | Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.29 OUTPUTINV Register (Offset = 38h) [Reset = 00000000h]

OUTPUTINV is shown in Figure 10-84 and described in Table 10-92.

Return to the [Summary Table](#).

Output X-BAR Output Inversion

Figure 10-84. OUTPUTINV Register

| | | | | | | | |
|----------|---------|---------|---------|---------|---------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OUTPUT8 | OUTPUT7 | OUTPUT6 | OUTPUT5 | OUTPUT4 | OUTPUT3 | OUTPUT2 | OUTPUT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 10-92. OUTPUTINV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R-0 | 0h | Reserved |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | OUTPUT8 | R/W | 0h | Selects polarity for OUTPUT8 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 6 | OUTPUT7 | R/W | 0h | Selects polarity for OUTPUT7 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 5 | OUTPUT6 | R/W | 0h | Selects polarity for OUTPUT6 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 4 | OUTPUT5 | R/W | 0h | Selects polarity for OUTPUT5 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 3 | OUTPUT4 | R/W | 0h | Selects polarity for OUTPUT4 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 2 | OUTPUT3 | R/W | 0h | Selects polarity for OUTPUT3 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

Table 10-92. OUTPUTINV Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | OUTPUT2 | R/W | 0h | Selects polarity for OUTPUT2 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |
| 0 | OUTPUT1 | R/W | 0h | Selects polarity for OUTPUT1 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn |

10.3.5.30 OUTPUTLOCK Register (Offset = 3Eh) [Reset = 00000000h]

OUTPUTLOCK is shown in [Figure 10-85](#) and described in [Table 10-93](#).

Return to the [Summary Table](#).

Output X-BAR Configuration Lock register

Figure 10-85. OUTPUTLOCK Register

| | | | | | | | |
|-------------|----|----|----|----|----|----|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W1S-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W1S-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | LOCK |
| R-0-0h | | | | | | | |
| R/WSONCE-0h | | | | | | | |

Table 10-93. OUTPUTLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|----------|-------|---|
| 31-16 | KEY | R-0/W1S | 0h | Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn |
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | LOCK | R/WSONCE | 0h | Locks the configuration for OUTPUT-XBAR. Once the configuration is locked, writes to the below registers for OUTPUT-XBAR is blocked. Registers Affected by the LOCK mechanism: OUTPUT-XBAROUTYMUX0TO15CFG OUTPUT-XBAROUTYMUX16TO31CFG OUTPUT-XBAROUTYMUXENABLE OUTPUT-XBAROUTLATENABLE OUTPUT-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn |

10.3.6 Register to Driverlib Function Mapping

10.3.6.1 INPUTXBAR Registers to Driverlib Functions

Table 10-94. INPUTXBAR Registers to Driverlib Functions

| File | Driverlib Function |
|------------------------|--------------------|
| INPUT1SELECT | |
| xbar.h | XBAR_setInputPin |
| INPUT2SELECT | |
| - | See INPUT1SELECT |
| INPUT3SELECT | |
| - | See INPUT1SELECT |
| INPUT4SELECT | |
| - | See INPUT1SELECT |
| INPUT5SELECT | |
| - | See INPUT1SELECT |
| INPUT6SELECT | |
| - | See INPUT1SELECT |
| INPUT7SELECT | |
| - | See INPUT1SELECT |
| INPUT8SELECT | |
| - | See INPUT1SELECT |
| INPUT9SELECT | |
| - | See INPUT1SELECT |
| INPUT10SELECT | |
| - | See INPUT1SELECT |
| INPUT11SELECT | |
| - | See INPUT1SELECT |
| INPUT12SELECT | |
| - | See INPUT1SELECT |
| INPUT13SELECT | |
| - | See INPUT1SELECT |
| INPUT14SELECT | |
| - | See INPUT1SELECT |
| INPUT15SELECT | |
| - | See INPUT1SELECT |
| INPUT16SELECT | |
| - | See INPUT1SELECT |
| INPUTSELECTLOCK | |
| xbar.h | XBAR_lockInput |

10.3.6.2 XBAR Registers to Driverlib Functions

Table 10-95. XBAR Registers to Driverlib Functions

| File | Driverlib Function |
|-------------|-------------------------|
| FLG1 | |
| xbar.c | XBAR_getInputFlagStatus |
| FLG2 | |
| xbar.c | XBAR_getInputFlagStatus |

Table 10-95. XBAR Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------|-------------------------|
| FLG3 | |
| xbar.c | XBAR_getInputFlagStatus |
| FLG4 | |
| xbar.c | XBAR_getInputFlagStatus |
| CLR1 | |
| xbar.c | XBAR_clearInputFlag |
| CLR2 | |
| xbar.c | XBAR_clearInputFlag |
| CLR3 | |
| xbar.c | XBAR_clearInputFlag |
| CLR4 | |
| xbar.c | XBAR_clearInputFlag |

10.3.6.3 EPWMXBAR Registers to Driverlib Functions

Table 10-96. EPWMXBAR Registers to Driverlib Functions

| File | Driverlib Function |
|---------------------------|-----------------------|
| TRIP4MUX0TO15CFG | |
| xbar.c | XBAR_setEPWMMuxConfig |
| TRIP4MUX16TO31CFG | |
| xbar.c | XBAR_setEPWMMuxConfig |
| TRIP5MUX0TO15CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP5MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP7MUX0TO15CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP7MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP8MUX0TO15CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP8MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP9MUX0TO15CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP9MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP10MUX0TO15CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP10MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP11MUX0TO15CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP11MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP12MUX0TO15CFG | |

Table 10-96. EPWMXBAR Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------------|-----------------------|
| - | See TRIP4MUX0TO15CFG |
| TRIP12MUX16TO31CFG | |
| - | See TRIP4MUX0TO15CFG |
| TRIP4MUXENABLE | |
| xbar.h | XBAR_enableEPWMMux |
| xbar.h | XBAR_disableEPWMMux |
| TRIP5MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIP7MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIP8MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIP9MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIP10MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIP11MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIP12MUXENABLE | |
| - | See TRIP4MUXENABLE |
| TRIPOUTINV | |
| xbar.h | XBAR_invertEPWMSignal |
| TRILOCK | |
| xbar.h | XBAR_lockEPWM |

10.3.6.4 OUTPUTXBAR Registers to Driverlib Functions

Table 10-97. OUTPUTXBAR Registers to Driverlib Functions

| File | Driverlib Function |
|----------------------------|-------------------------|
| OUTPUT1MUX0TO15CFG | |
| xbar.c | XBAR_setOutputMuxConfig |
| OUTPUT1MUX16TO31CFG | |
| - | |
| OUTPUT2MUX0TO15CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT2MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT3MUX0TO15CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT3MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT4MUX0TO15CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT4MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT5MUX0TO15CFG | |

Table 10-97. OUTPUTXBAR Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------------|---------------------------|
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT5MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT6MUX0TO15CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT6MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT7MUX0TO15CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT7MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT8MUX0TO15CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT8MUX16TO31CFG | |
| - | See OUTPUT1MUX0TO15CFG |
| OUTPUT1MUXENABLE | |
| xbar.h | XBAR_enableOutputMux |
| xbar.h | XBAR_disableOutputMux |
| OUTPUT2MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUT3MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUT4MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUT5MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUT6MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUT7MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUT8MUXENABLE | |
| - | See OUTPUT1MUXENABLE |
| OUTPUTLATCH | |
| xbar.h | XBAR_setOutputLatchMode |
| xbar.h | XBAR_getOutputLatchStatus |
| xbar.h | XBAR_clearOutputLatch |
| xbar.h | XBAR_forceOutputLatch |
| OUTPUTLATCHCLR | |
| xbar.h | XBAR_clearOutputLatch |
| OUTPUTLATCHFRC | |
| xbar.h | XBAR_forceOutputLatch |
| OUTPUTLATCHENABLE | |
| xbar.h | XBAR_setOutputLatchMode |
| OUTPUTINV | |
| xbar.h | XBAR_invertOutputSignal |

Table 10-97. OUTPUTXBAR Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------|--------------------|
| OUTPUTLOCK | |
| xbar.h | XBAR_lockOutput |

Chapter 11
Analog Subsystem



The analog subsystem module is described in this chapter.

| | |
|--|-------------|
| 11.1 Introduction..... | 1040 |
| 11.2 Optimizing Power-Up Time..... | 1042 |
| 11.3 Digital Inputs on ADC Pins (AIOs)..... | 1043 |
| 11.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)..... | 1043 |
| 11.5 Analog Pins and Internal Connections..... | 1045 |
| 11.6 Analog Subsystem Registers..... | 1047 |

11.1 Introduction

The analog modules on this device include the Analog-to-Digital Converter (ADC), Temperature Sensor, Comparator Subsystem (CMPSS), and Lite Comparator Subsystem variant (CMPSS_LITE).

11.1.1 Features

The analog subsystem has the following features:

- Flexible voltage references
 - The ADCs are referenced to VREFHI and VSSA pins
 - VREFHI pin voltage can be driven in externally or can be generated by an internal bandgap voltage reference. For 32RHB package, VREFHI is internally tied to VDDA.
 - The internal voltage reference range can be selected to be 0V to 3.3V or 0V to 2.5V
 - The comparator DACs are referenced to VDDA and VSSA
- Flexible pin usage
 - Comparator subsystem inputs and digital inputs (AIOs)/outputs (AGPIOs) are multiplexed with ADC inputs
 - Comparator DAC can optionally be buffered and brought out to a multiplexed ADC pin (mutually exclusive with use of CMPSS compare functions)
 - Internal connection to V_{REFLO} on all ADCs for offset self-calibration

11.1.2 Block Diagram

The following analog subsystem block diagrams show the connections between the different integrated analog modules to the device pins. These pins fall into two categories: analog module inputs/outputs and reference pins.

The analog pins are organized into analog groups around the CMPSS module. The pins which connect to CMPSS inputs can be used for the CMPSS without further action and without preventing use as an ADC input simultaneously.

Some analog pins support digital functionality through muxed AIOs and AGPIOs. AIOs support only digital input functionality while AGPIOs support full digital input and output functionality.

The following notes apply to all packages:

- Not all analog pins are available on all devices. See the device data sheet to determine which pins are available.
- See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
- An external capacitor is required on the VREFHI pins. See the device data sheet for the specific value required.

Figure 11-2 shows how each analog group is structured. [Section 11.5](#) lists the analog pins and internal connections.





Figure 11-1. Analog Subsystem Block Diagram



Note: AIOs support digital input mode only.

Figure 11-2. Analog Group Connections

11.2 Optimizing Power-Up Time

The analog-to-digital converters (ADC) and buffered digital-to-analog converters (DAC) share a common reference circuit. If needed, an application using one or more of these modules can optimize power-up time by taking advantage of the shared reference. Once one of the modules using the shared reference has been initialized in internal reference mode, the power-up time for subsequent modules can be optimized by subtracting the reference power-up time from the minimum power-up time requirement.

For instance, if ADCA requires $t_{ADCPUINT}$ to power up in internal reference mode, and $t_{ADCPUEXT}$ to power up in external reference mode, the application does not need to wait $t_{ADCPUINT}$ to power up a second ADC instance such as ADCC in internal reference mode. In this case, the application can simply wait for $t_{ADCPUEXT}$ after powering up ADCC, even though both ADCs are used in internal reference mode. In the same scenario, if the application wished to use DACA in internal reference mode, the required wait time after power-up is $t_{DACPUEXT}$, not the longer $t_{DACPUINT}$.

There is also a wait time associated with power-up in internal reference mode when switching between 2.5V and 3.3V range. See the device data sheet for wait time values.

11.3 Digital Inputs on ADC Pins (AIOs)

Some GPIOs are multiplexed with analog pins and only have digital input functionality. These are also referred to as AIOs. Pins with only an AIO option on this port can only function in input mode. See the device data sheet for list of AIO signals. By default, these pins function as analog pins and the GPIOs are in a high-impedance state. The GPxAMSEL register is used to configure these pins for digital or analog operation.

Note

If digital signals with sharp edges (high dv/dt) are connected to the AIOs, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs if adjacent channels are being used for analog functions.

11.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)

Some GPIOs are multiplexed with analog pins and have digital input and output functionality. These are also referred to as AGPIOS. Unlike AIOs, AGPIOS have full input and output capability. By default, the AGPIOS are not connected and must be configured. [Table 11-1](#) shows how to configure the AGPIOS. To enable the analog functionality, set the register AGPIOCTRLx from analog subsystem. To enable the digital functionality, set the register GPxAMSEL from the *General-Purpose Input/Output (GPIO)* chapter.

Table 11-1. AGPIO Configuration

| AGPIOCTRLx.GPIOy (Default = 0) | GPxAMSEL.GPIOy (Default = 1) | Pin Connected To: | |
|-----------------------------------|---------------------------------|-------------------|------------------|
| | | ADC | GPIOy |
| 0 | 0 | - | Yes |
| 0 | 1 | - ⁽¹⁾ | - ⁽¹⁾ |
| 1 | 0 | - | Yes |
| 1 | 1 | Yes | - |

(1) By default there are no signals connected to AGPIO pins. One of the other rows in the table must be chosen for pin functionality.

Note


If digital signals with sharp edges (high dv/dt) are connected to the AGPIOS, cross-talk can occur with adjacent analog signals. The user must therefore limit the edge rate of signals connected to AGPIOS, if adjacent channels are being used for analog functions.

The general schematic of analog subsystem with AGPIO implementation is illustrated in [Figure 11-3](#). The combinations of use cases for a specific analog input pin need special consideration are shown in [Table 11-2](#). The AGPIO analog pin path contains an extra series switch of 53Ω . This creates a low capacitance isolated node shared by the ADC and CMPSS Comparator as shown in [Figure 11-3](#). This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample and hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. As shown in [Table 11-2](#), special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO. To accommodate this potential disturbance the following workarounds can be implemented:

1. Use a different pin (that is AIO pin type) for analog channels which need both ADC and CMPSS together.
2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which filters the temporary disturbance.
3. Pre-condition the sample and hold capacitor of the ADC so the disturbance does not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal can be used if the false trip is inverted in polarity.

Table 11-2. The Combinations of Use Cases for a Specific Analog Input Pin

| Function Used on a Specific Analog Pin | Component Used | | | | |
|--|--------------------------|---|-----|-----|-----|
| CMPSS Comparator Input | Yes | - | Yes | - | Yes |
| ADC Sampling | Yes | Yes | - | Yes | Yes |
| AGPIO Analog Pin Type | Yes | Yes | Yes | - | - |
| AIO Analog Pin Type | - | - | - | Yes | Yes |
| Result | Workaround needed | No special analysis or workaround needed | | | |

**Figure 11-3. Analog Subsystem Block Diagram with AGPIO Implementation**

11.5 Analog Pins and Internal Connections

Table 11-3. Analog Pins and Internal Connections

| Pin Name | Pins/Package | | | | ADC | | DAC | Comparator Subsystem (Mux) | | | | AIO Input/ GPIO |
|----------------------------------|--------------|--------|------------------|-------------------|-----|-----|-----------|--------------------------------------|------------------|--------------------------------------|------------------|------------------------|
| | 80 QFP | 64 QFP | 48 QFP | 32 QFN | A | C | | High Positive | High Negative | Low Positive | Low Negative | |
| VREFHI | 20 | 16 | 12 | - ⁽⁴⁾ | | | | | | | | |
| VREFLO | 21 | 17 | 13 | - ⁽⁴⁾ | A13 | C13 | | | | | | |
| Analog Group 1 | | | | | | | | CMP1 | | | | |
| A6 | 10 | 6 | 4 ⁽¹⁾ | 2 ⁽¹⁾ | A6 | - | | CMP1 (HPMXSEL=2) | | CMP1 (LPMXSEL=2) | | GPIO228 ⁽³⁾ |
| A2/C9 | 13 | 9 | 6 | 4 | A2 | C9 | | CMP1 (HPMXSEL=0) | | CMP1 (LPMXSEL=0) | | GPIO224 ⁽³⁾ |
| A15/C7 | 14 | 10 | 7 ⁽¹⁾ | 5 ⁽¹⁾ | A15 | C7 | | CMP1 (HPMXSEL=3) | CMP1 (HNMXSEL=0) | CMP1 (LPMXSEL=3) | CMP1 (LNMXSEL=0) | AIO233 |
| A11/C0 | 16 | 12 | 8 | 6 ⁽¹⁾ | A11 | C0 | | CMP1 (HPMXSEL=1) | CMP1 (HNMXSEL=1) | CMP1 (LPMXSEL=1) | CMP1 (LNMXSEL=1) | AIO237 |
| A1 | 18 | 14 | 10 | 7 ⁽¹⁾ | A1 | - | | CMP1 (HPMXSEL=4) | | CMP1 (LPMXSEL=4) | | AIO232 |
| Analog Group 2 | | | | | | | | CMP2 | | | | |
| A10/C10 | 29 | 25 | 21 | 13 ⁽¹⁾ | A10 | C10 | | CMP2 (HPMXSEL=3) | CMP2 (HNMXSEL=0) | CMP2 (LPMXSEL=3) | CMP2 (LNMXSEL=0) | GPIO230 ⁽³⁾ |
| Analog Group 3 | | | | | | | | CMP3 | | | | |
| C6 | 11 | 7 | 4 ⁽¹⁾ | 2 ⁽¹⁾ | - | C6 | | CMP3 (HPMXSEL=0) | | CMP3 (LPMXSEL=0) | | GPIO226 ⁽³⁾ |
| A3/C5 | 12 | 8 | 5 | 3 | A3 | C5 | | CMP3 (HPMXSEL=3) | CMP3 (HNMXSEL=0) | CMP3 (LPMXSEL=3) | CMP3 (LNMXSEL=0) | GPIO242 ⁽³⁾ |
| A14/C4 | 15 | 11 | 7 ⁽¹⁾ | 5 ⁽¹⁾ | A14 | C4 | | CMP3 (HPMXSEL=4) | | CMP3 (LPMXSEL=4) | | AIO239 |
| A5/C2 | 17 | 13 | 9 | 6 ⁽¹⁾ | A5 | C2 | | CMP3 (HPMXSEL=1) | CMP3 (HNMXSEL=1) | CMP3 (LPMXSEL=1) | CMP3 (LNMXSEL=1) | AIO244 |
| A0/C15/CMP1_DACL | 19 | 15 | 11 | 7 ⁽¹⁾ | A0 | C15 | CMP1_DACL | CMP3 (HPMXSEL=2) | | CMP3 (LPMXSEL=2) | | AIO231 |
| Analog Group 4 | | | | | | | | CMP4 | | | | |
| A7/C3 | 23 | 19 | 15 | 8 ⁽¹⁾ | A7 | C3 | | CMP4 (HPMXSEL=1) | CMP4 (HNMXSEL=1) | CMP4 (LPMXSEL=1) | CMP4 (LNMXSEL=1) | AIO245 |
| Combined Analog Group 2/4 | | | | | | | | CMP2/4 | | | | |
| A12/C1 | 22 | 18 | 14 | 8 ⁽¹⁾ | A12 | C1 | | CMP2 (HPMXSEL=1) CMP4 (HPMXSEL=2) | CMP2 (HNMXSEL=1) | CMP2 (LPMXSEL=1) CMP4 (LPMXSEL=2) | CMP2 (LNMXSEL=1) | AIO238 |
| A8/C11 | 24 | 20 | 16 | 9 | A8 | C11 | | CMP2 (HPMXSEL=4) CMP4 (HPMXSEL=4) | | CMP2 (LPMXSEL=4) CMP4 (LPMXSEL=4) | | AIO241 |
| A4/C14 | 27 | 23 | 19 | 12 | A4 | C14 | | CMP2 (HPMXSEL=0) CMP4 (HPMXSEL=3) | CMP4 (HNMXSEL=0) | CMP2 (LPMXSEL=0) CMP4 (LPMXSEL=3) | CMP4 (LNMXSEL=0) | AIO225 |
| A9/C8 | 28 | 24 | 20 | 13 ⁽¹⁾ | A9 | C8 | | CMP2 (HPMXSEL=2) CMP4 (HPMXSEL=0) | | CMP2 (LPMXSEL=2) CMP4 (LPMXSEL=0) | | GPIO227 ⁽³⁾ |
| Other Analog | | | | | | | | | | | | |
| TempSensor ⁽²⁾ | - | - | - | - | - | C12 | | CMP2 (HPMXSEL=5) | | | | |
| A16/C16 | 4 | 2 | 2 | 32 | A16 | C16 | | | | | | GPIO28 ⁽³⁾ |
| A17/C17 | 33 | 27 | 22 | - | A17 | C17 | | | | | | GPIO20 ⁽³⁾ |
| A18/C18 | 34 | 28 | - | - | A18 | C18 | | | | | | GPIO21 ⁽³⁾ |
| A19/C19 | 35 | 29 | 23 | - | A19 | C19 | | | | | | GPIO13 ⁽³⁾ |

Table 11-3. Analog Pins and Internal Connections (continued)

| Pin Name | Pins/Package | | | | ADC | | DAC | Comparator Subsystem (Mux) | | | | AIO Input/ GPIO |
|----------|--------------|--------|--------|--------|-----|-----|-----|----------------------------|---------------|--------------|--------------|-----------------------|
| | 80 QFP | 64 QFP | 48 QFP | 32 QFN | A | C | | High Positive | High Negative | Low Positive | Low Negative | |
| A20/C20 | 36 | 30 | 24 | - | A20 | C20 | | | | | | GPIO12 ⁽³⁾ |

(1) Signal is bonded together with another signal as a single pin on this package.

(2) Internal connection only; does not come to a device pin.

(3) The GPIOs on these analog pins support full digital input and output functionality and are referred to as AGPIOS. By default, the AGPIOS are unconnected; that is, the analog and digital functions are both disabled. For configuration details, see the *Digital Inputs and Outputs on ADC Pins (AGPIOs)* section.

(4) On 32 RHB package, VREFHI is internally connected to VDDA and VREFLO is internally connected to VSSA.

Table 11-4. Analog Signal Descriptions

| Signal Name | Description |
|-------------|---|
| AIOx | Digital input on ADC pin |
| Ax | ADC A Input |
| Cx | ADC C Input |
| CMPx_HNy | Comparator subsystem high comparator negative input |
| CMPx_HPy | Comparator subsystem high comparator positive input |
| CMPx_LNy | Comparator subsystem low comparator negative input |
| CMPx_LPy | Comparator subsystem low comparator positive input |
| CMPx_DACL | DAC output from the lower CMPSS DAC (can be brought to an external pin) |
| TempSensor | Internal temperature sensor |

Table 11-5. Reference Summary

| Module | Reference Option | Configured Where? | Register | Driverlib Function | Notes |
|------------|---------------------------------------|-------------------|--|--------------------|---|
| ADC | Internal or External | Analog System | AnalogSubsysRegs. ANAREFCTL.bit. ANAREFxSEL | ADC_setVREF | Both options require use of the VREFHI pin. |
| | 3.3V or 2.5V Internal Reference Range | Analog System | AnalogSubsysRegs. ANAREFCTL.bit. ANAREFx2P5SEL | ADC_setVREF | Only applicable when using internal reference mode. |
| CMPSS DACs | VDDA | CMPSS Module | Not configurable | | |

11.6 Analog Subsystem Registers

This section describes the Analog Subsystem Registers.

11.6.1 ASBSYS Base Address Table

Table 11-6. ASBSYS Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|------------------|--------------------|-------------------|--------------|--------------------|
| Instance | Structure | | | |
| AnalogSubsysRegs | ANALOG_SUBSYS_REGS | ANALOGSUBSYS_BASE | 0x0005_D700 | YES |

11.6.2 ANALOG_SUBSYS_REGS Registers

Table 11-7 lists the memory-mapped registers for the ANALOG_SUBSYS_REGS registers. All register offset addresses not listed in **Table 11-7** should be considered as reserved locations and the register contents should not be modified.

Table 11-7. ANALOG_SUBSYS_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-----------------|--|------------------|---------|
| 24h | EXTROSCCSR1 | ExtR Oscillator Status Register | EALLOW | Go |
| 4Ah | INTERNALTESTCTL | INTERNALTEST Node Control Register | EALLOW | Go |
| 5Eh | CONFIGLOCK | Lock Register for all the config registers. | EALLOW | Go |
| 60h | TSNSCTL | Temperature Sensor Control Register | EALLOW | Go |
| 68h | ANAREFCTL | Analog Reference Control Register. This register is not configurable for 32QFN package | EALLOW | Go |
| 70h | VMONCTL | Voltage Monitor Control Register | EALLOW | Go |
| 82h | CMPHPMXSEL | Bits to select one of the many sources on CompHP inputs. Refer to Pimux diagram for details. | EALLOW | Go |
| 84h | CMPLPMXSEL | Bits to select one of the many sources on CompLP inputs. Refer to Pimux diagram for details. | EALLOW | Go |
| 86h | CMPHNMXSEL | Bits to select one of the many sources on CompHN inputs. Refer to Pimux diagram for details. | EALLOW | Go |
| 87h | CMPLNMXSEL | Bits to select one of the many sources on CompLN inputs. Refer to Pimux diagram for details. | EALLOW | Go |
| 88h | ADCDACLOOPBACK | Enable loopback from DAC to ADCs | | Go |
| 8Bh | CMPSSCTL | CMPSS Control Register | EALLOW | Go |
| 8Eh | LOCK | Lock Register | EALLOW | Go |
| 10Ah | AGPIOCTRLA | AGPIO Control Register | EALLOW | Go |
| 118h | AGPIOCTRLH | AGPIO Control Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 11-8** shows the codes that are used for access types in this section.

Table 11-8. ANALOG_SUBSYS_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| WOnce | W Once | Write Write once |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |

Table 11-8. ANALOG_SUBSYS_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|-------------|------|--|
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

11.6.2.1 EXTROSCCSR1 Register (Offset = 24h) [Reset = 00000000h]

EXTROSCCSR1 is shown in [Figure 11-4](#) and described in [Table 11-9](#).

Return to the [Summary Table](#).

ExtR Oscillator Status Register

Figure 11-4. EXTROSCCSR1 Register

| | | | | | | | |
|-----------|----------|----------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| OSCSTATUS | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 11-9. EXTROSCCSR1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-24 | OSCSTATUS | R | 0h | Running status of ExtR. Value is 0xE7 when ExtR enable has completed successfully. 0xE7: ExtR enable completed successfully. OTHER VALUES: ExtR enable incomplete. Reset type: XRSn |
| 23-16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11-9 | RESERVED | R/W | 0h | Reserved |
| 8-7 | RESERVED | R/W | 0h | Reserved |
| 6-4 | RESERVED | R/W | 0h | Reserved |
| 3-2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | RESERVED | R/W | 0h | Reserved |

11.6.2.2 INTERNALTESTCTL Register (Offset = 4Ah) [Reset = 00000000h]

INTERNALTESTCTL is shown in [Figure 11-5](#) and described in [Table 11-10](#).

Return to the [Summary Table](#).

INTERNALTEST Node Control Register

Figure 11-5. INTERNALTESTCTL Register

| | | | | | | | |
|----------|----|----|---------|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | TESTSEL | | | | |
| R/W-0h | | | | | | | |

Table 11-10. INTERNALTESTCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|---|
| 31-16 | KEY | R-0/W | 0h | Write Key. Writes to this register must include the value 0xA5A5 in the KEY bit field to take effect. Otherwise the register will remain as it was prior to the write attempt. Reads will return a 0. Reset type: SYSRSn |
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7-5 | RESERVED | R/W | 0h | Reserved |

Table 11-10. INTERNALTESTCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 4-0 | TESTSEL | R/W | 0h | <p>Test Select. This bit field defines which internal node, if any, is selected to come out on the INTERNALTEST node connected to the ADC.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No internal connection 1h (R/W) = Core VDD (1.2V) voltage 2h (R/W) = VREFLO pin voltage 3h (R/W) = Reserved 4h (R/W) = CMPSS1 High DAC output (6-bit) 5h (R/W) = CMPSS1 Low DAC output (6-bit) 6h (R/W) = CMPSS2 High DAC output (6-bit) 7h (R/W) = CMPSS2 Low DAC output (6-bit) 8h (R/W) = CMPSS3 High DAC output (6-bit) 9h (R/W) = CMPSS3 Low DAC output (6-bit) Ah (R/W) = CMPSS4 High DAC output (6-bit) Bh (R/W) = CMPSS4 Low DAC output (6-bit) Ch (R/W) = VDDA voltage Dh (R/W) = VSSA - Analog ground pin Eh (R/W) = Reserved Fh (R/W) = Reserved 10h (R/W) = Reserved 11h (R/W) = Reserved 12h (R/W) = Reserved 13h (R/W) = All ADCs are placed in gain calibration mode. 0.9*VREFHI pin voltage is sampled by all ADCs through INTERNALTEST mux output, overriding CHSEL setting. 14h (R/W) = Reserved 15h (R/W) = Reserved 16h (R/W) = Reserved 17h (R/W) = Reserved 18h (R/W) = Reserved 19h (R/W) = Reserved 1Ah (R/W) = Reserved 1Bh (R/W) = Reserved 1Ch (R/W) = Reserved 1Dh (R/W) = Reserved 1Eh (R/W) = Reserved 1Fh (R/W) = Reserved </p> |

11.6.2.3 CONFIGLOCK Register (Offset = 5Eh) [Reset = 00000000h]

CONFIGLOCK is shown in [Figure 11-6](#) and described in [Table 11-11](#).

Return to the [Summary Table](#).

Lock Register for all the config registers.

Figure 11-6. CONFIGLOCK Register

| | | | | | | | |
|----------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | AGPIOCTRL | RESERVED | RESERVED | RESERVED | RESERVED |
| R-0-0h | R/WOnce-0h |

Table 11-11. CONFIGLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|--|
| 31-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | RESERVED | R/WOnce | 0h | Reserved |
| 4 | RESERVED | R/WOnce | 0h | Reserved |
| 3 | AGPIOCTRL | R/WOnce | 0h | Locks all AGPIOCTRL Register. Setting this bit will disable any future writes to this register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 2 | RESERVED | R/WOnce | 0h | Reserved |
| 1 | RESERVED | R/WOnce | 0h | Reserved |
| 0 | RESERVED | R/WOnce | 0h | Reserved |

11.6.2.4 TSNSCTL Register (Offset = 60h) [Reset = 0000h]

TSNSCTL is shown in [Figure 11-7](#) and described in [Table 11-12](#).

Return to the [Summary Table](#).

Temperature Sensor Control Register

Figure 11-7. TSNSCTL Register

| | | | | | | | |
|----------|----|----|----|----|----|---|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | ENABLE |
| R-0-0h | | | | | | | |
| R/W-0h | | | | | | | |

Table 11-12. TSNSCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | ENABLE | R/W | 0h | Temperature Sensor Enable. This bit enables the temperature sensor output to the ADC. 0 Disabled 1 Enabled Reset type: SYSRSn |

11.6.2.5 ANAREFCTL Register (Offset = 68h) [Reset = 000Fh]

ANAREFCTL is shown in Figure 11-8 and described in Table 11-13.

Return to the [Summary Table](#).

Analog Reference Control Register. This register is not configurable for 32QFN package

Figure 11-8. ANAREFCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------------------------|----------|----------|----|----------|----------|----------|------------------|
| ANAREFSEL_S UP_OVERRIDE | | RESERVED | | RESERVED | RESERVED | RESERVED | ANAREF2P5SE L |
| R/W-0h | | R-0-0h | | R/W-0h | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | RESERVED | | | RESERVED | RESERVED | RESERVED | ANAREFSEL |
| | | R-0-1h | | R/W-1h | R/W-1h | R/W-1h | |

Table 11-13. ANAREFCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------------------|------|-------|--|
| 15 | ANAREFSEL_SUP_OVE RRIDE | R/W | 0h | This configuration determines (overrides) the external reference selection for ADC 1: VDDA/VSSA will be used as the external reference for ADC. In this mode ANAREFSEL must be set to '1' to select external reference mode. 0: VREFHI/VREFLO will be used as the reference pins for the ADC. In this mode ANAREFSEL can be either '0'(internal reference mode) or '1'(external reference mode) Reset type: XRSn |
| 14-11 | RESERVED | R-0 | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | ANAREF2P5SEL | R/W | 0h | Analog reference A 2.5V source select. In internal reference mode, this bit selects which voltage the internal reference buffer drives onto the VREFHI pin. The buffer can drive either 1.65V onto the pin, resulting in a reference range of 0 to 3.3V, or the buffer can drive 2.5V onto the pin, resulting in a reference range of 0 to 2.5V. If switching between these two modes, the user must allow adequate time for the external capacitor to charge to the new voltage before using the ADC or buffered DAC. 0 Internal 1.65V reference mode (3.3V reference range) 1 Internal 2.5V reference mode (2.5V reference range) Reset type: XRSn |
| 7-3 | RESERVED | R-0 | 1h | Reserved |
| 2 | RESERVED | R/W | 1h | Reserved |
| 1 | RESERVED | R/W | 1h | Reserved |
| 0 | ANAREFSEL | R/W | 1h | Analog reference mode select. This bit selects whether the VREFHI pin uses internal reference mode (the device drives a voltage onto the VREFHI pin) or external reference mode (the system is expected to drive a voltage into the VREFHI pin). 0 Internal reference mode 1 External reference mode Reset type: XRSn |

11.6.2.6 VMONCTL Register (Offset = 70h) [Reset = 0000h]

VMONCTL is shown in [Figure 11-9](#) and described in [Table 11-14](#).

Return to the [Summary Table](#).

Voltage Monitor Control Register

Figure 11-9. VMONCTL Register

| | | | | | | | |
|----------|----|----|----|----|----|---|--------------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | BORLVMONDIS |
| R-0-0h | | | | | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | RESERVED |
| R-0-0h | | | | | | | R/W-0h R/W-0h |

Table 11-14. VMONCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-9 | RESERVED | R-0 | 0h | Reserved |
| 8 | BORLVMONDIS | R/W | 0h | BORL disable on VDDIO. 0 BORL is enabled on VDDIO, i.e BOR circuit will be triggered if VDDIO goes lower than the lower BOR threshold of VDDIO. 1 BORL is disabled on VDDIO, i.e BOR circuit will not be triggered if VDDIO goes lower than the lower BOR threshold of VDDIO. Reset type: SYSRSn |
| 7-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | RESERVED | R/W | 0h | Reserved |

11.6.2.7 CMPHPMXSEL Register (Offset = 82h) [Reset = 00000000h]

CMPHPMXSEL is shown in [Figure 11-10](#) and described in [Table 11-15](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompHP inputs. Refer to Pimux diagram for details.

Figure 11-10. CMPHPMXSEL Register

| | | | | | | | |
|-------------|-------------|----------|----|-------------|----------|----|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | RESERVED | | | RESERVED | | |
| R-0-0h | | R/W-0h | | | R/W-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | | | CMP4HPMXSEL | | | CMP3HPMXSEL |
| R-0-0h | R/W-0h | | | R/W-0h | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMP3HPMXSEL | CMP2HPMXSEL | | | CMP1HPMXSEL | | | |
| R/W-0h | R/W-0h | | | R/W-0h | | | |

Table 11-15. CMPHPMXSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-22 | RESERVED | R-0 | 0h | Reserved |
| 21-19 | RESERVED | R/W | 0h | Reserved |
| 18-16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14-12 | RESERVED | R/W | 0h | Reserved |
| 11-9 | CMP4HPMXSEL | R/W | 0h | CMP4HPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |
| 8-6 | CMP3HPMXSEL | R/W | 0h | CMP3HPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |
| 5-3 | CMP2HPMXSEL | R/W | 0h | CMP2HPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 5 are valid, rest are reserved Reset type: XRSn |
| 2-0 | CMP1HPMXSEL | R/W | 0h | CMP1HPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |

11.6.2.8 CMPLPMXSEL Register (Offset = 84h) [Reset = 00000000h]

CMPLPMXSEL is shown in [Figure 11-11](#) and described in [Table 11-16](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompLP inputs. Refer to Pimux diagram for details.

Figure 11-11. CMPLPMXSEL Register

| | | | | | | | |
|-------------|-------------|----------|----|-------------|----------|----|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | RESERVED | | | RESERVED | | |
| R-0-0h | | R/W-0h | | | R/W-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | | | CMP4LPMXSEL | | | CMP3LPMXSEL |
| R-0-0h | R/W-0h | | | R/W-0h | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMP3LPMXSEL | CMP2LPMXSEL | | | CMP1LPMXSEL | | | |
| R/W-0h | R/W-0h | | | R/W-0h | | | |

Table 11-16. CMPLPMXSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-22 | RESERVED | R-0 | 0h | Reserved |
| 21-19 | RESERVED | R/W | 0h | Reserved |
| 18-16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R-0 | 0h | Reserved |
| 14-12 | RESERVED | R/W | 0h | Reserved |
| 11-9 | CMP4LPMXSEL | R/W | 0h | CMP4LPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |
| 8-6 | CMP3LPMXSEL | R/W | 0h | CMP3LPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |
| 5-3 | CMP2LPMXSEL | R/W | 0h | CMP2LPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |
| 2-0 | CMP1LPMXSEL | R/W | 0h | CMP1LPMXSEL bits, Refer to the Analog Subsystem chapter Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn |

11.6.2.9 CMPHNMXSEL Register (Offset = 86h) [Reset = 0000h]

CMPHNMXSEL is shown in [Figure 11-12](#) and described in [Table 11-17](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompHN inputs. Refer to Pimux diagram for details.

Figure 11-12. CMPHNMXSEL Register

| | | | | | | | |
|----------|----------|----------|----------|------------------|------------------|------------------|------------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | CMP4HNMXSEL L | CMP3HNMXSEL L | CMP2HNMXSEL L | CMP1HNMXSEL L |
| R-0-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 11-17. CMPHNMXSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | CMP4HNMXSEL | R/W | 0h | CMP4HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |
| 2 | CMP3HNMXSEL | R/W | 0h | CMP3HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |
| 1 | CMP2HNMXSEL | R/W | 0h | CMP2HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |
| 0 | CMP1HNMXSEL | R/W | 0h | CMP1HNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |

11.6.2.10 CMPLNMXSEL Register (Offset = 87h) [Reset = 0000h]

CMPLNMXSEL is shown in [Figure 11-13](#) and described in [Table 11-18](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CompLN inputs. Refer to Pimux diagram for details.

Figure 11-13. CMPLNMXSEL Register

| | | | | | | | |
|----------|----------|----------|----------|------------------|------------------|------------------|------------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RESERVED | CMP4LNMXSEL L | CMP3LNMXSEL L | CMP2LNMXSEL L | CMP1LNMXSEL L |
| R-0-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 11-18. CMPLNMXSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | CMP4LNMXSEL | R/W | 0h | CMP4LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |
| 2 | CMP3LNMXSEL | R/W | 0h | CMP3LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |
| 1 | CMP2LNMXSEL | R/W | 0h | CMP2LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |
| 0 | CMP1LNMXSEL | R/W | 0h | CMP1LNMXSEL bits, Refer to the Analog Subsystem chapter Reset type: XRSn |

11.6.2.11 ADCDACLOOPBACK Register (Offset = 88h) [Reset = 00000000h]

ADCDACLOOPBACK is shown in [Figure 11-14](#) and described in [Table 11-19](#).

Return to the [Summary Table](#).

Enable loopback from DAC to ADCs

Figure 11-14. ADCDACLOOPBACK Register

| | | | | | | | |
|----------|----|----|----|-----------|----------|-----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | ENLB2ADCC | RESERVED | ENLB2ADCA | |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 11-19. ADCDACLOOPBACK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|-------|-------|---|
| 31-16 | KEY | R-0/W | 0h | Write Key. Writes to this register must include the value 0xA5A5 in the KEY bit field to take effect. Otherwise the register will remain as it was prior to the write attempt. Reads will return a 0. Reset type: XRSn |
| 15-3 | RESERVED | R-0 | 0h | Reserved |
| 2 | ENLB2ADCC | R/W | 0h | 1 Loops back COMPDACA output to ADCC. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | ENLB2ADCA | R/W | 0h | 1 Loops back COMPDACA output to ADCA. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn |

11.6.2.12 CMPSSCTL Register (Offset = 8Bh) [Reset = 0000h]

CMPSSCTL is shown in [Figure 11-15](#) and described in [Table 11-20](#).

Return to the [Summary Table](#).

CMPSS Control Register

Figure 11-15. CMPSSCTL Register

| | | | | | | | |
|------------|----|----|----------|----------|----|---------------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CMPSSCTLEN | | | | RESERVED | | | |
| R/W-0h | | | | R-0-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | RESERVED | | | CMP1LDACOUTEN | |
| | | | | R-0-0h | | | R/W-0h |

Table 11-20. CMPSSCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|---|
| 15 | CMPSSCTLEN | R/W | 0h | 0 - Rest of the configurations in this register are disabled 1 - Rest of the configuration in this register are enabled This bit is added for safety purpose. The configurations in this register are donot care if this bit is '0' Reset type: SYSRSn |
| 14-1 | RESERVED | R-0 | 0h | Reserved |
| 0 | CMP1LDACOUTEN | R/W | 0h | 0 - CMPSS1.COMPL is enabled and associated DAC will act as reference for comparator. 1 - CMPSS1.COMPL is disabled. Associated DAC will act as a general purpose DAC Reset type: SYSRSn |

11.6.2.13 LOCK Register (Offset = 8Eh) [Reset = 00000000h]

LOCK is shown in [Figure 11-16](#) and described in [Table 11-21](#).

Return to the [Summary Table](#).

Lock Register

Figure 11-16. LOCK Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | CMPSSCTL | VREGCTL | CMPLNMXSEL |
| R-0-0h | | | | | R/WSonc-0h | R/WSonc-0h | R/WSonc-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPHNMXSEL | CMPLPMXSEL | CMPHPMXSEL | RESERVED | RESERVED | VMONCTL | ANAREFCTL | TSNSCTL |
| R/WSonc-0h |

Table 11-21. LOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|---------|-------|---|
| 31-11 | RESERVED | R-0 | 0h | Reserved |
| 10 | CMPSSCTL | R/WSonc | 0h | CMPSSCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 9 | VREGCTL | R/WSonc | 0h | VREGCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 8 | CMPLNMXSEL | R/WSonc | 0h | CMPLNMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 7 | CMPHNMXSEL | R/WSonc | 0h | CMPHNMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 6 | CMPLPMXSEL | R/WSonc | 0h | CMPLPMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 5 | CMPHPMXSEL | R/WSonc | 0h | CMPHPMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 4 | RESERVED | R/WSonc | 0h | Reserved |
| 3 | RESERVED | R/WSonc | 0h | Reserved |
| 2 | VMONCTL | R/WSonc | 0h | VMONCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |

Table 11-21. LOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | ANAREFCTL | R/WOnce | 0h | ANAREFCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |
| 0 | TSNSCTL | R/WOnce | 0h | TSNSCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn |

11.6.2.14 AGPIOCTRLA Register (Offset = 10Ah) [Reset = 00000000h]

AGPIOCTRLA is shown in [Figure 11-17](#) and described in [Table 11-22](#).

Return to the [Summary Table](#).

AGPIO Control Register

Figure 11-17. AGPIOCTRLA Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED | RESERVED | RESERVED | GPIO28 | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | GPIO21 | GPIO20 | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RESERVED | GPIO13 | GPIO12 | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |
| R/W-0h |

Table 11-22. AGPIOCTRLA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | GPIO28 | R/W | 0h | One time configuration for GPIO28 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | GPIO21 | R/W | 0h | One time configuration for GPIO21 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 20 | GPIO20 | R/W | 0h | One time configuration for GPIO20 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |

Table 11-22. AGPIOCTRLA Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | GPIO13 | R/W | 0h | One time configuration for GPIO13 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 12 | GPIO12 | R/W | 0h | One time configuration for GPIO12 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | RESERVED | R/W | 0h | Reserved |

11.6.2.15 AGPIOCTRLH Register (Offset = 118h) [Reset = 00000000h]

AGPIOCTRLH is shown in [Figure 11-18](#) and described in [Table 11-23](#).

Return to the [Summary Table](#).

AGPIO Control Register

Figure 11-18. AGPIOCTRLH Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | GPIO242 | RESERVED | RESERVED |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | GPIO230 | RESERVED | GPIO228 | GPIO227 | GPIO226 | RESERVED | GPIO224 |
| R/W-0h |

Table 11-23. AGPIOCTRLH Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30 | RESERVED | R/W | 0h | Reserved |
| 29 | RESERVED | R/W | 0h | Reserved |
| 28 | RESERVED | R/W | 0h | Reserved |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26 | RESERVED | R/W | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22 | RESERVED | R/W | 0h | Reserved |
| 21 | RESERVED | R/W | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | GPIO242 | R/W | 0h | One time configuration for GPIO242 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 17 | RESERVED | R/W | 0h | Reserved |
| 16 | RESERVED | R/W | 0h | Reserved |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10 | RESERVED | R/W | 0h | Reserved |

Table 11-23. AGPIOCTRLH Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | GPIO230 | R/W | 0h | One time configuration for GPIO230 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | GPIO228 | R/W | 0h | One time configuration for GPIO228 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 3 | GPIO227 | R/W | 0h | One time configuration for GPIO227 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 2 | GPIO226 | R/W | 0h | One time configuration for GPIO226 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | GPIO224 | R/W | 0h | One time configuration for GPIO224 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn |

Chapter 12

Analog-to-Digital Converter (ADC)



The analog-to-digital converter (ADC) module described in this chapter is a Type 5 ADC. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with modules of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

| | |
|--|-------------|
| 12.1 Introduction..... | 1070 |
| 12.2 ADC Configurability..... | 1073 |
| 12.3 SOC Principle of Operation..... | 1076 |
| 12.4 SOC Configuration Examples..... | 1080 |
| 12.5 ADC Conversion Priority..... | 1082 |
| 12.6 Burst Mode..... | 1085 |
| 12.7 EOC and Interrupt Operation..... | 1087 |
| 12.8 Post-Processing Blocks..... | 1089 |
| 12.9 Opens/Shorts Detection Circuit (OSDETECT)..... | 1093 |
| 12.10 Power-Up Sequence..... | 1095 |
| 12.11 ADC Calibration..... | 1095 |
| 12.12 ADC Timings..... | 1096 |
| 12.13 Additional Information..... | 1099 |
| 12.14 Software..... | 1107 |
| 12.15 ADC Registers..... | 1111 |

12.1 Introduction

The ADC module is a 12-bit successive approximation (SAR) style ADC. The ADC is composed of a core and a wrapper. The core is composed of the analog circuits which include the channel select MUX, the sample-and-hold (S/H) circuit, the successive approximation circuits, voltage reference circuits, and other analog support circuits. The wrapper is composed of the digital circuits that configure and control the ADC. These circuits include the logic for programmable conversions, result registers, interfaces to analog circuits, interfaces to the peripheral buses, post-processing circuits, and interfaces to other on-chip modules.

Each ADC module consists of a single sample-and-hold (S/H) circuit. The ADC module is designed to be duplicated multiple times on the same chip, allowing simultaneous sampling or independent operation of multiple ADCs. The ADC wrapper is start-of-conversion (SOC) based (see [Section 12.3](#)).

12.1.1 ADC Related Collateral

Foundational Materials

- [ADC Input Circuit Evaluation for C2000 MCUs \(TINA-TI\) Application Report](#)
- C2000 Academy - ADC
- PSPice for TI design and simulation tool
- [Real-Time Control Reference Guide](#)
 - Refer to the ADC section
- [TI Precision Labs - ADCs](#)
- [TI Precision Labs: Driving the reference input on a SAR ADC \(Video\)](#)
- [TI Precision Labs: Introduction to analog-to-digital converters \(ADCs\) \(Video\)](#)
- [TI Precision Labs: SAR ADC input driver design \(Video\)](#)
- [TI e2e: Connecting VDDA to VREFHI](#)
- [TI e2e: Topologies for ADC Input Protection](#)
- [TI e2e: Why does the ADC Input Voltage drop with sampling?](#)
 - Sampling a high impedance voltage divider with ADC
- [Understanding Data Converters Application Report](#)

Getting Started Materials

- [ADC-PWM Synchronization Using ADC Interrupt](#)
 - NOTE: This is a non-TI (third party) site.
- [Analog-to-Digital Converter \(ADC\) Training for C2000 MCUs \(Video\)](#)
- [Hardware Design Guide for F2800x C2000 Real-Time MCU Series](#)

Expert Materials

- [ADC Oversampling Application Report](#)
- [Analog Engineer's Calculator](#)
- [Analog Engineer's Pocket Reference](#)
- [Charge-Sharing Driving Circuits for C2000 ADCs \(using PSPICE-FOR-TI\) Application Report](#)
- [Charge-Sharing Driving Circuits for C2000 ADCs \(using TINA-TI\) Application Report](#)
- [Debugging an integrated ADC in a microcontroller using an oscilloscope](#)
- [Methods for Mitigating ADC Memory Cross-Talk Application Report](#)
- [TI Precision Labs: ADC AC specifications \(Video\)](#)
- [TI Precision Labs: ADC Error sources \(Video\)](#)
- [TI Precision Labs: ADC Noise \(Video\)](#)
- [TI Precision Labs: Analog-to-digital converter \(ADC\) drive topologies \(Video\)](#)
- [TI Precision Labs: Electrical overstress on data converters \(Video\)](#)
- [TI Precision Labs: High-speed ADC fundamentals \(Video\)](#)
- [TI Precision Labs: SAR & Delta-Sigma: Understanding the Difference \(Video\)](#)
- [TI e2e: ADC Bandwidth Clarification](#)
- [TI e2e: ADC Calibration and Total Unadjusted Error](#)

- TI e2e: ADC Reference Driver Options
- TI e2e: ADC Resolution with Oversampling
- TI e2e: ADC configuration for interleaved mode
- TI e2e: Simultaneous Sampling with Single ADC

12.1.2 Features

Each ADC has the following features:

- 12-bit resolution
- Ratiometric external reference set by VREFHI and VREFLO pins
- Selectable internal reference of 2.5V or 3.3V
- Single-ended signal conversions
- Input multiplexer with up to 21 channels
- 16 configurable SOCs
- 16 individually addressable result registers
- Multiple trigger sources
 - S/W - software immediate start
 - All ePWMs - ADCSOC A or B
 - GPIO XINT2
 - CPU Timers 0/1/2
 - ADCINT1/2
- Four flexible PIE interrupts
- Configurable interrupt placement
- Burst mode
- Four post-processing blocks, each with:
 - Saturating offset calibration
 - Error from set-point calculation
 - High, low, and zero-crossing compare, with interrupt and ePWM trip capability
 - Trigger-to-sample delay capture

Note

Not every channel is pinned out from all ADCs. Check the device data sheet to determine which channels are available.

12.1.3 Block Diagram

Figure 12-1 shows the block diagram for the ADC core and ADC wrapper.




Figure 12-1. ADC Module Block Diagram

Note

The ADC block diagram reflects the number of ADC channels internally configurable on the device. The actual number of available external ADC inputs varies depending on part and package.

12.2 ADC Configurability

Some ADC configurations are individually controlled by the SOCs, while others are globally controlled per ADC module. [Table 12-1](#) summarizes the basic ADC options and the level of configurability. The subsequent sections discuss these configurations.

Table 12-1. ADC Options and Configuration Levels

| Options | Configurability |
|-----------------------------|---|
| Clock | Per module ⁽¹⁾ |
| Resolution | Not configurable (12-bit only) |
| Signal mode | Not configurable (single-ended only) |
| Reference voltage source | Either external or internal for all modules |
| Trigger source | Per SOC ⁽¹⁾ |
| Converted channel | Per SOC |
| Acquisition window duration | Per SOC ⁽¹⁾ |
| EOC location | Per module |
| Burst Mode | Per module ⁽¹⁾ |

- (1) Writing these values differently to different ADC modules can cause the ADCs to operate asynchronously. See [Section 12.13.1](#) for guidance on when the ADCs are operating synchronously or asynchronously.

12.2.1 Clock Configuration

The base ADC clock is provided directly by the system clock (SYSCLK). SYSCLK is used to generate the ADC acquisition window. The register ADCCTL2 has a PRESCALE field that determines the ADCCLK. ADCCLK is used to clock the converter, and is only active during the conversion phase. At all other times, including during the sample-and-hold window, the ADCCLK signal is gated off.

The core requires approximately 10.5 ADCCLK cycles to process a voltage into a conversion result. The user must determine the required duration of the acquisition window, see [Section 12.13.2](#).

Note

To determine an appropriate value for ADCCTL2.PRESCALE, see the device data sheet to determine the maximum SYSCLK and ADCCLK frequency.

12.2.2 Resolution

The resolution of the ADC determines how finely the analog range is quantized into digital values. Each ADC module supports a fixed resolution of 12 bits.

12.2.3 Voltage Reference

12.2.3.1 External Reference Mode

The ADC modules share VREFHI and VREFLO inputs. In external reference mode, these pins are used as a ratiometric reference to determine the ADC conversion input range.

See [Section 12.13.6](#) for information on how to supply the reference voltage.

Note

- On devices with no external VREFHI and VREFLO pins, VREFHI is internally tied to VDDA and VREFLO is internally connected to the device analog ground, VSSA. Internal reference mode is not available for packages lacking VREFHI and VREFLO pins. See the device data sheet for packages with VREFHI and VREFLO pins available.
 - See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
 - The external reference mode requires an external capacitor on the VREFHI pin. See the device data sheet for the specific value required.
-

12.2.3.2 Internal Reference Mode

In internal reference mode, the device drives a voltage out onto the VREFHI pin. The VREFHI and VREFLO pins then set the ADC conversion range. Internal reference mode is not available for packages without VREFHI and VREFLO pins. See the device data sheet for packages with VREFHI and VREFLO pins available.

The internal reference voltage can be configured to be either 2.5V or 1.65V. When the 1.65V internal reference voltage is selected, the ADC input signal is internally divided by 2 before conversion, which effectively makes the ADC conversion range from VREFLO to 3.3V.

Note

The internal reference mode also requires an external capacitor on the VREFHI pin. See the device data sheet for the specific value required.

12.2.3.3 Selecting Reference Mode

The voltage reference mode must be configured by using either the `ADC_setVREF()` or the `SetVREF()` functions, depending on the header files used, provided in C2000Ware. Using either of these functions makes sure that the correct trim is loaded in the ADC trim registers. This function must be called at least once after a device reset. Do not configure the voltage reference mode by directly writing to the ANAREFCTL register.

12.2.4 Signal Mode

The ADC supports single-ended signaling.

In single-ended mode, the input voltage to the converter is sampled through a single pin (ADCINx), referenced to VREFLO.

12.2.5 Expected Conversion Results

Based on a given analog input voltage, the expected digital conversion is given in [Table 12-2](#). Fractional values are truncated.

Table 12-2. Analog to 12-bit Digital Formulas

| Analog Input | Digital Result |
|---|---|
| when $\text{ADCIN}_y \leq \text{VREFLO}$ | $\text{ADCRESULT}_x = 0$ |
| when $\text{VREFLO} < \text{ADCIN}_y < \text{VREFHI}$ | $\text{ADCRESULT}_x = 4096 \left(\frac{\text{ADCIN}_y - \text{VREFLO}}{\text{VREFHI} - \text{VREFLO}} \right)$ |
| when $\text{ADCIN}_y \geq \text{VREFHI}$ | $\text{ADCRESULT}_x = 4095$ |

12.2.6 Interpreting Conversion Results

Based on a given ADC conversion result, the corresponding analog input is given in [Table 12-3](#). This corresponds to the center of the possible range of analog voltages that can produce this conversion result.

Table 12-3. 12-Bit Digital-to-Analog Formulas

| Digital Value | Analog Equivalent | |
|--------------------------------------|---|-----|
| when $\text{ADCRESULT}_y = 0$ | $\text{ADCIN}_x \leq \text{VREFLO}$ | (2) |
| when $0 < \text{ADCRESULT}_y < 4095$ | $\text{ADCIN}_x = (\text{VREFHI} - \text{VREFLO}) \left(\frac{\text{ADCRESULT}_y}{4096} \right) + \text{VREFLO}$ | (3) |
| when $\text{ADCRESULT}_y = 4095$ | $\text{ADCIN}_x \geq \text{VREFHI}$ | (4) |

12.3 SOC Principle of Operation

The ADC triggering and conversion sequencing is accomplished through configurable start-of-conversions (SOCs). Each SOC is a configuration set defining the single conversion of a single channel. In that set, there are three configurations: the trigger source that starts the conversion, the channel to convert, and the acquisition (sample) window duration. Upon receiving the trigger configured for a SOC, the wrapper makes sure that the specified channel is captured using the specified acquisition window duration.

Multiple SOCs can be configured for the same trigger, channel, and acquisition window as desired. Configuring multiple SOCs to use the same trigger allows the trigger to generate a sequence of conversions. Configuring multiple SOCs to use the same trigger and channel allows for oversampling.




Figure 12-2. SOC Block Diagram

12.3.1 SOC Configuration

Each SOC has a configuration register, ADCSOCxCTL. Within this register, SOCx can be configured for trigger source, channel to convert, and acquisition (sample) window duration.

12.3.2 Trigger Operation

Each SOC can be configured to start on one of many input triggers. The primary trigger select for SOCx is in the ADCSOCxCTL.TRIGSEL register, which can select between:

- Disabled (software only)
- CPU Timers 0/1/2
- GPIO: Input X-Bar INPUT5
- ADCSOCA or ADCSOCB from each ePWM module

In addition, each SOC can also be triggered when the ADCINT1 flag or ADCINT2 flag is set. This is achieved by configuring the ADCINTSOCSEL1 register (for SOC0 to SOC7) or the ADCINTSOCSEL2 register (for SOC8 to SOC15). This is useful for creating continuous conversions.

Table 12-4. ADC SOC Trigger Selection

| ADCSOCCTL.BURSTTRIGSEL | Signal |
|------------------------|----------------------|
| 0 | ADC_SOFTWARE_TRIGGER |
| 1 | CPU1_TINT0 |
| 2 | CPU1_TINT1 |
| 3 | CPU1_TINT2 |
| 4 | INPUTXBAR5 |
| 5 | EPWM1_ADCSOCA |
| 6 | EPWM1_ADCSOCB |
| 7 | EPWM2_ADCSOCA |
| 8 | EPWM2_ADCSOCB |
| 9 | EPWM3_ADCSOCA |
| 10 | EPWM3_ADCSOCB |
| 11 | EPWM4_ADCSOCA |
| 12 | EPWM4_ADCSOCB |
| 13 | EPWM5_ADCSOCA |
| 14 | EPWM5_ADCSOCB |
| 15 | EPWM6_ADCSOCA |
| 16 | EPWM6_ADCSOCB |
| 17 | EPWM7_ADCSOCA |
| 18 | EPWM7_ADCSOCB |
| 19-31 | Reserved |

12.3.3 ADC Acquisition (Sample and Hold) Window

External signal sources vary in the ability to drive an analog signal quickly and effectively. To achieve rated resolution, the signal source needs to charge the sampling capacitor in the ADC core to within 0.5 LSBs of the signal voltage. The acquisition window is the amount of time the sampling capacitor is allowed to charge and is configurable for SOCx by the ADCSOCxCTL.ACQPS register.

ACQPS is a 9-bit register that can be set to a value between 0 and 511, resulting in an acquisition window duration of:

$$\text{Acquisition window} = (\text{ACQPS} + 1) \cdot (\text{System Clock (SYSCLK) cycle time})$$

- The acquisition window duration is based on the System Clock (SYSCLK), not the ADC clock (ADCCLK).
- The selected acquisition window duration must be at least as long as one ADCCLK cycle.
- The data sheet specifies a minimum acquisition window duration (in nanoseconds). The user is responsible for selecting an acquisition window duration that meets this requirement.

12.3.4 ADC Input Models

For single-ended operation, the ADC input characteristics for values in the single-ended input model (see [Figure 12-3](#)) can be found in the device data sheet.




Figure 12-3. Single-Ended Input Model

These input models must be used along with actual signal source impedance to determine the acquisition window duration. See [Section 12.13.2](#) for more information.

12.3.5 Channel Selection

Each SOC can be configured to convert any of the ADC channels. This behavior is selected for SOCx by the ADCSOCxCTL.CHSEL register. This is summarized in [Table 12-5](#).

Table 12-5. Channel Selection of Input Pins

| Input Mode | CHSEL | Input |
|--------------|-------|---------|
| Single-Ended | 0 | ADCIN0 |
| | 1 | ADCIN1 |
| | 2 | ADCIN2 |
| | 3 | ADCIN3 |
| | 4 | ADCIN4 |
| | 5 | ADCIN5 |
| | 6 | ADCIN6 |
| | 7 | ADCIN7 |
| | 8 | ADCIN8 |
| | 9 | ADCIN9 |
| | 10 | ADCIN10 |
| | 11 | ADCIN11 |
| | 12 | ADCIN12 |
| | 13 | ADCIN13 |
| | 14 | ADCIN14 |
| | 15 | ADCIN15 |
| | 16 | ADCIN16 |
| | 17 | ADCIN17 |
| | 18 | ADCIN18 |
| | 19 | ADCIN19 |
| | 20 | ADCIN20 |

12.4 SOC Configuration Examples

The following sections provide some specific examples of how to configure the SOCs to produce some conversions.

12.4.1 Single Conversion from ePWM Trigger

To configure ADCA to perform a single conversion on channel ADCIN1 when the ePWM timer reaches the period match, a few things are necessary. First, ePWM3 must be configured to generate an SOCA or SOCB signal (in this statement, SOC refers to a signal in the ePWM module). See the *Enhanced Pulse Width Modulator Module (ePWM)* chapter on how to do this. Assume that SOCB was chosen.

SOC5 is chosen arbitrarily. Any of the 16 SOCs can be used.

Assuming a 100ns sample window is desired with a SYSCLK frequency of 120MHz, then the acquisition window duration must be $100\text{ns}/8.333\text{ns} = 12$ cycles. The ACQPS field must be set to $12 - 1 = 11$.

```
AdcaRegs.ADCSOC5CTL.bit.CHSEL = 1;      //SOC5 converts ADCINA1
AdcaRegs.ADCSOC5CTL.bit.ACQPS = 11;     //SOC5 uses a sample duration of 12 SYSCLK cycles
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL = 10;    //SOC5 begins conversion on ePWM3 SOCB
```

As configured, when ePWM3 matches the period and generates the SOCB signal, the ADC begins sampling channel ADCINA1 (SOC5) immediately if the ADC is idle. If the ADC is busy, ADCINA1 begins sampling when SOC5 gains priority (see [Section 12.5](#)). The ADC control logic samples ADCINA1 with the specified acquisition window width of 100ns. Immediately after the acquisition is complete, the ADC begins converting the sampled voltage to a digital value. When the ADC conversion is complete, the results are available in the ADCRESULT5 register (see [Section 12.12](#) for exact sample, conversion, and result latch timings).

12.4.2 Oversampled Conversion from ePWM Trigger

To configure the ADC to oversample ADCINA1 4 times, we use the same configurations as the previous example, but apply them to SOC5, SOC6, SOC7, and SOC8.

```
AdcaRegs.ADCSOC5CTL.bit.CHSEL = 1;      //SOC5 converts ADCINA1
AdcaRegs.ADCSOC5CTL.bit.ACQPS = 9;      //SOC5 uses a sample duration of 10 SYSCLK cycles
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL = 10;    //SOC5 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC6CTL.bit.CHSEL = 1;      //SOC6 converts ADCINA1
AdcaRegs.ADCSOC6CTL.bit.ACQPS = 9;      //SOC6 uses a sample duration of 10 SYSCLK cycles
AdcaRegs.ADCSOC6CTL.bit.TRIGSEL = 10;    //SOC6 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC7CTL.bit.CHSEL = 1;      //SOC7 converts ADCINA1
AdcaRegs.ADCSOC7CTL.bit.ACQPS = 9;      //SOC7 uses a sample duration of 10 SYSCLK cycles
AdcaRegs.ADCSOC7CTL.bit.TRIGSEL = 10;    //SOC7 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC8CTL.bit.CHSEL = 1;      //SOC8 converts ADCINA1
AdcaRegs.ADCSOC8CTL.bit.ACQPS = 9;      //SOC8 uses a sample duration of 10 SYSCLK cycles
AdcaRegs.ADCSOC8CTL.bit.TRIGSEL = 10;    //SOC8 begins conversion on ePWM3 SOCB
```

As configured, when ePWM3 matches the period and generates the SOCB signal, the ADC begins sampling channel ADCINA1 (SOC5) immediately if the ADC is idle. If the ADC is busy, ADCINA1 begins sampling when SOC5 gains priority (see [Section 12.5](#)). Once the conversion is complete for SOC5, SOC6 begins converting ADCINA1 and the results for SOC5 are placed in the ADCRESULT5 register. All four conversions eventually are completed sequentially, with the results in ADCRESULT5, ADCRESULT6, ADCRESULT7, and ADCRESULT8 for SOC5, SOC6, SOC7, and SOC8, respectively.

Note

It is possible, but unlikely, that the ADC can begin converting SOC6, SOC7, or SOC8 before SOC5 depending on the position of the round-robin pointer when the ePWM trigger is received. See [Section 12.5](#) to understand how the next SOC to be converted is chosen.

12.4.3 Multiple Conversions from CPU Timer Trigger

This example shows how to sample multiple signals with different acquisition window requirements. CPU1 Timer 2 is used to generate the trigger. To see how to configure the CPU timer, see the *System Control and Interrupts* chapter.

A good first step when designing a sampling scheme with many signals is to list out the signals and the required acquisition window. From this, calculate the necessary number of SYSCLK cycles for each signal, then the ACQPS register setting. This is shown in [Table 12-6](#), where a SYCLK of 120MHz is assumed (8.333ns cycle time).

Table 12-6. Example Requirements for Multiple Signal Sampling

| Signal Name | Acquisition Window Requirement | Acquisition Window (SYSCLK Cycles) | ACQPS Register Value |
|-------------|--------------------------------|------------------------------------|----------------------|
| Signal 1 | >200ns | 200ns/8.333ns = 24 | 24 – 1 = 23 |
| Signal 2 | >740ns | 740ns/8.333ns = 89 (round up) | 89 – 1 = 88 |
| Signal 3 | >183.33ns | 183.333ns/8.333ns = 22 | 22 – 1 = 21 |
| Signal 4 | >485ns | 485ns/8.333ns = 59 (round up) | 59 – 1 = 58 |

Next decide which ADC pins to connect to each signal. This is highly dependent on the application board layout. Once the pins are selected, determining the value of CHSEL is straightforward (see [Table 12-7](#)).

Table 12-7. Example Connections for Multiple Signal Sampling

| Signal Name | ADC Pin | CHSEL Register Value |
|-------------|---------|----------------------|
| Signal 1 | ADCINA5 | 5 |
| Signal 2 | ADCINA0 | 0 |
| Signal 3 | ADCINA3 | 3 |
| Signal 4 | ADCINA2 | 2 |

With the information tabulated, generate the SOC configurations:

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 5;           //SOC0 converts ADCINA5
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 23;          //SOC0 uses a sample duration of 24 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 3;          //SOC0 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC1CTL.bit.CHSEL = 0;             //SOC1 converts ADCINA0
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 88;           //SOC1 uses a sample duration of 89 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 3;          //SOC1 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC2CTL.bit.CHSEL = 3;             //SOC2 converts ADCINA3
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 21;           //SOC2 uses a sample duration of 22 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 3;          //SOC2 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC3CTL.bit.CHSEL = 2;             //SOC3 converts ADCINA2
AdcaRegs.ADCSOC3CTL.bit.ACQPS = 58;           //SOC3 uses a sample duration of 59 SYSCLK cycles
AdcaRegs.ADCSOC3CTL.bit.TRIGSEL = 3;          //SOC3 begins conversion on CPU1 Timer 2

```

As configured, when CPU1 Timer 2 generates an event, SOC0, SOC1, SOC2, and SOC3 eventually is sampled and converted, in that order. The conversion results for ACINA5 (Signal 1) are in ADCRESULT0. Similarly, The results for ADCINA0 (Signal 2), ADCINA3 (Signal 3), and ADCINA2 (Signal 4) are in ADCRESULT1, ADCRESULT2, and ADCRESULT3, respectively.

Note

There is a possibility, but unlikely, that the ADC can begin converting SOC1, SOC2, or SOC3 before SOC0 depending on the position of the round-robin pointer when the CPU Timer trigger is received. See [Section 12.5](#) to understand how the next SOC to be converted is chosen.

12.4.4 Software Triggering of SOCs

At any point, whether or not the SOCs have been configured to accept a specific trigger, a software trigger can set the SOCs to be converted. This is accomplished by writing bits in the ADCSOCFRC1 register.

Software triggering of the previous example without waiting for the CPU1 Timer 2 to generate the trigger can be accomplished by the statement:

```
AdcaRegs.ADCSOCFRC1.a11 = 0x000F; //set soc flags for soc0 to soc3
```

12.5 ADC Conversion Priority

When multiple SOC flags are set at the same time, one of two forms of priority determines the converted order. The default priority method is round-robin. In this scheme, no SOC has an inherent higher priority than another. Priority depends on the round-robin pointer (RRPOINTER). The RRPOINTER reflected in the ADCSOCPRIORITYCTL register points to the last SOC converted. The highest priority SOC is given to the next value greater than the RRPOINTER value, wrapping around back to SOC0 after SOC15. At reset the value is 16 since 0 indicates a conversion has already occurred. When RRPOINTER equals 16 the highest priority is given to SOC0. The RRPOINTER is reset when the ADC module is reset or when the reset value is written to the SOCPIRINTL register. The ADC module is reset by writing and clearing the SOFTPRES bit corresponding to the ADC instance.

An example of the round-robin priority method is given in [Figure 12-4](#).

The SOC_PRIORITY field in the ADCSOCPRIORITYCTL register can be used to assign high priority from a single to all of the SOCs. When configured as high priority, an SOC interrupts the round-robin wheel after any current conversion completes and inserts in as the next conversion. After the conversion completes, the round-robin wheel continues where the conversion was interrupted. If two high priority SOCs are triggered at the same time, the SOC with the lower number takes precedence.

High priority mode is assigned first to SOC0, then in increasing numerical order. The value written in the SOC_PRIORITY field defines the first SOC that is not high priority. In other words, if a value of 4 is written into SOC_PRIORITY, then SOC0, SOC1, SOC2, and SOC3 are defined as high priority, with SOC0 the highest.

An example using high priority SOC's is given in [Figure 12-5](#).

- A** After reset, SOC0 is highest priority SOC ;
SOC7 receives trigger ;
SOC7 configured channel is converted immediately.
- B** RRPOINTER changes to point to SOC 7 ;
SOC8 is now highest priority SOC .
- C** SOC2 & SOC12 triggers rcvd. simultaneously ;
SOC12 is first on round robin wheel ;
SOC12 configured channel is converted while SOC2 stays pending.
- D** RRPOINTER changes to point to SOC 12 ;
SOC2 configured channel is now converted .
- E** RRPOINTER changes to point to SOC 2 ;
SOC3 is now highest priority SOC .













Figure 12-4. Round Robin Priority Example

Example when SOC_PRIORITY = 4

- A After reset, SOC4 is 1st on round robin wheel ; SOC7 receives trigger ; SOC7 configured channel is converted immediately .
- B RRPOINTER changes to point to SOC 7; SOC8 is now 1st on round robin wheel .
- C SOC2 & SOC12 triggers rcvd . simultaneously ; SOC2 interrupts round robin wheel and SOC 2 configured channel is converted while SOC 12 stays pending .
- D RRPOINTER stays pointing to 7 ; SOC12 configured channel is now converted .
- E RRPOINTER changes to point to SOC 12; SOC13 is now 1st on round robin wheel .


Figure 12-5. High Priority Example

12.6 Burst Mode

Burst mode allows a single trigger to walk through the round-robin SOCs one or more at a time. Setting the bit BURSTEN in the ADCBURSTCTL register configures the ADC wrapper for burst mode. This causes the TRIGSEL field to be ignored, but only for SOCs that are configured for round-robin operation (not high priority). Instead of the TRIGSEL field, all round-robin SOCs are triggered based on the BURSTTRIG field in the ADCBURSTCTL register. Upon reception of the burst trigger, the ADC wrapper does not set all round-robin SOCs to be converted, but only (ADCBURSTCTL.BURSTSIZEx + 1) SOCs. The first SOC to be set is the SOC with the highest priority based on the round-robin pointer, and subsequent SOCs are set until BURSTSIZEx SOCs have been set.

Note

When configuring the ADC for burst mode, the user is responsible for ensuring that each burst of conversions is allowed to complete before the next burst trigger is received. The value of (ADCBURSTCTL.BURSTSIZEx + 1) must be less than or equal to the number of SOCs configured for round-robin priority.

For example, if SOC_PRIORITY = 12, that is, SOC12, SOC13, SOC14, and SOC15 are in round-robin, ADCBURSTCTL.BURSTSIZEx setting must be ≤3 for burst mode to operate correctly.

12.6.1 Burst Mode Example

Burst mode can be used to sample a different set of signals on every other trigger. In the following example, ADCIN7 and ADCIN5 are converted on the first trigger from CPU1 Timer 2 and every other trigger thereafter. ADCIN2 and ACIN3 are converted on the second trigger from CPU1 Timer 2 and every other trigger thereafter. All signals are converted with 20 SYSCLK cycle wide acquisition windows, but different durations can be configured for each SOC as desired.

```

AdcaRegs.BURSTCTL.BURSTEN = 1;           //Enable ADC burst mode
AdcaRegs.BURSTCTL.BURSTTRIG = 3;          //CPU1 Timer 2 triggers burst of conversions
AdcaRegs.BURSTCTL.BURSTSIZEx = 1;          //conversion bursts are 1 + 1 = 2 conversions long
AdcaRegs.SOCPRICCTL.bit.SOCPRIORITY = 12;  //SOC0 to SOC11 are high priority
AdcaRegs.ADCSOC12CTL.bit.CHSEL = 7;        //SOC12 converts ADCINA7
AdcaRegs.ADCSOC12CTL.bit.ACQPS = 19;       //SOC12 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC13CTL.bit.CHSEL = 5;        //SOC13 converts ADCINA5
AdcaRegs.ADCSOC13CTL.bit.ACQPS = 19;       //SOC13 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC14CTL.bit.CHSEL = 2;        //SOC14 converts ADCINA2
AdcaRegs.ADCSOC14CTL.bit.ACQPS = 19;       //SOC14 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC15CTL.bit.CHSEL = 3;        //SOC15 converts ADCINA3
AdcaRegs.ADCSOC15CTL.bit.ACQPS = 19;       //SOC15 uses sample duration of 20 SYSCLK cycles

```

When the first CPU1 Timer 2 trigger is received, SOC12 and SOC13 are converted immediately if the ADC is idle. If the ADC is busy, SOC12 and SOC13 are converted once the SOCs gain priority. The results for SOC12 and SOC13 are in ADCRESULT12 and ADCRESULT13, respectively. After SOC13 completes, the round-robin pointer gives the highest priority to SOC14. Because of this, when the next CPU1 Timer 2 trigger is received, SOC14 and SOC15 is set as pending and eventually converted. The results for SOC14 and SOC15 are in ADCRESULT14 and ADCRESULT15, respectively. Subsequent triggers continue to toggle between converting SOC12 and SOC13, and converting SOC14 and SOC15.

While the above example toggles between two sets of conversions, three or more different sets of conversions can be achieved using a similar approach.

12.6.2 Burst Mode Priority Example

An example of priority resolution using burst mode and high-priority SOCs is presented in [Figure 12-6](#).

Example when SOC_PRIORITY = 4, BURSTEN = 1, and BURSTSIZE = 1

- A After reset, SOC4 is 1st on round robin wheel; BURSTTRIG trigger is received; SOC4 & SOC5 are set and configured channels converted immediately.
- B RRPOINTER changes to point to SOC5; SOC6 is now 1st on round robin wheel.
- C BURSTTRIG & SOC1 triggers rcvd. simultaneously; SOC1, SOC6, and SOC7 are set; SOC1 interrupts round robin wheel and SOC1 configured channel is converted while SOC6 and SOC7 stay pending.
- D RRPOINTER stays pointing to 5; SOC6/SOC7 configured channels are now converted.
- E RRPOINTER changes to point to SOC7; SOC8 is now 1st on round robin wheel, waiting for BURSTTRIG.








Figure 12-6. Burst Priority Example

12.7 EOC and Interrupt Operation

Each SOC has a corresponding end-of-conversion (EOC) signal. This EOC signal can be used to trigger an ADC interrupt. The ADC can be configured to generate the EOC pulse at either the end of the acquisition window or at the end of the voltage conversion. This is configured using the bit INTPULSEPOS in the ADCCTL1 register. See [Section 12.12](#) for exact EOC pulse location.

Each ADC module has 4 configurable ADC interrupts. These interrupts can be triggered by any of the 16 EOC signals. The flag bit for each ADCINT can be read directly to determine if the associated SOC is complete or the interrupt can be passed on to the PIE.

Note

The ADCCTL1.ADCBSY bit being clear does not indicate that all conversions in a set of SOCs have completed, only that the ADC is ready to process the next conversion. To determine if a sequence of SOCs is complete, link an ADCINT flag to the last SOC in the sequence and monitor that ADCINT flag.

[Figure 12-7](#) shows a block diagram of the ADC interrupt structure.




Figure 12-7. ADC EOC Interrupts

12.7.1 Interrupt Overflow

If the EOC signal sets a flag in the ADCINTFLG register, but that flag is already set, an interrupt overflow occurs. By default, overflow interrupts are not passed on to the PIE module. When an overflow occurs on a given flag in the ADCINTFLG register, the corresponding flag in the ADCINOVF register is set. This overflow flag is only used to detect that an overflow has occurred; the flag does not block further interrupts from propagating to the PIE module.

When an ADC interrupt overflow occurs, the application must check the appropriate ADCINTOVF flag inside the ISR or in the background loop and take appropriate action when an overflow is detected. The following code snippets demonstrate how to check the ADCINTOVF flag inside the ISR after attempting to clear the ADCINT flag.

```
// Clear the interrupt flag
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1;      //clear INT1 flag for ADC-A

// Check if an overflow has occurred
if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1)        //ADCINT overflow occurred
{
    AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1      //clear overflow flag
    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1      //Re-clear ADCINT flag
}
```

```
//
// Clear the interrupt flag
//
ADC_clearInterruptStatus(ADCA_BASE, ADC_INT_NUMBER1);

//
// Check if an overflow has occurred
//
if(true == ADC_getInterruptOverflowStatus(ADCA_BASE, ADC_INT_NUMBER1))
{
    ADC_clearInterruptOverflowStatus(ADCA_BASE, ADC_INT_NUMBER1);
    ADC_clearInterruptStatus(ADCA_BASE, ADC_INT_NUMBER1);
}
```

12.7.2 Continue to Interrupt Mode

The INTxCONT bits in the ADCINTSEL1N2 and ADCINTSEL3N4 registers configure how interrupts are handled when an ADCINTFLG has not yet been cleared from a prior interrupt. This mode is disabled by default and additional overlapping interrupts are not issued to the PIE. By activating this mode, ADC interrupts always reach the PIE. If interrupts occur while ADCINTFLG is set, the ADCINTOVF register remains set regardless of the configuration of the INTxCONT bits.

12.7.3 Early Interrupt Configuration Mode

Enabling early interrupt mode can allow the application to enter the ADC interrupt service routine before the ADC results are ready. This allows the application to do any necessary pre-work so that the application can act on the ADC results immediately when the ADC results become available. If the timing of the early interrupt is too early, then the application needs to waste time until the updated ADC results become available. To prevent this situation, the time the ADC interrupt is entered in early interrupt mode is configurable by way of the DELAY field in the ADCINTCYCLE register.

- To use the configurable interrupt time, the ADC must be in early interrupt mode. To achieve this, clear the bit INTPULSEPOS to 0 in ADCCTL1.
- The DELAY value in the ADCINTCYCLE register sets the number of additional SYSCLK cycles after the falling edge of the SOC pulse before the ADCINT flag is set.
- If the value of DELAY goes beyond EOC, the ADC interrupt is generated along with EOC.
- Writing values to DELAY when INTPULSEPOS is set to 1 does not have any effect on the interrupt generation.

12.8 Post-Processing Blocks

Each ADC module contains four post-processing blocks (PPB). These blocks can be associated with any of the 16 RESULT registers using the ADCPPBxCONFIG.CONFIG bit field. The post-processing blocks have the ability to:

- Remove an offset associated with the ADCIN channel
- Subtract out a reference value
- Flag a zero-crossing point, with the option to trip a PWM and generate an interrupt
- Flag a high or low compare limit, with the option to trip a PWM and generate an interrupt
- Record the delay between the associated SOC trigger and when sampling actually begins

Figure 12-8 presents the structure of each PPB. Subsequent sections explain the use of each submodule.




Figure 12-8. ADC PPB Block Diagram

12.8.1 PPB Offset Correction

In many applications, external sensors and signal sources produce an offset. A global trimming of the ADC offset is not enough to compensate for these offsets, which vary from channel to channel. The post-processing block can remove these offsets with zero overhead, saving numerous cycles in tight control loops.

Offset correction is accomplished by first pointing the ADCPPBxCONFIG.CONFIG to the desired SOC, then writing an offset correction value to the ADCPPBxOFFCAL.OFFCAL register. The post-processing block automatically adds or subtracts the value in the OFFCAL register from the raw conversion result and stores the value in the ADCRESULT register. This addition/subtraction saturates at 0 on the low end and 4095 on the high end.

Note

- Writing a 0 to the OFFCAL register effectively disables the offset correction feature, passing the raw result unchanged to the ADCRESULT register.
 - To point multiple PPBs to the same SOC is possible. In this case, the OFFCAL value that is actually applied comes from the PPB with the highest number.
 - In particular, care needs to be taken when using the PPB on SOC0, as all PPBs point to this SOC by default. This can cause unintentional overwriting of offset correction of a lower numbered PPB by a higher numbered PPB.
-

12.8.2 PPB Error Calculation

In many applications, an error from a set point or expected value must be computed from the digital output of an ADC conversion. In other cases, a bipolar signal is necessary or convenient for control calculations. The PPB can perform these functions automatically, reducing the sample to output latency and reducing software overhead.

Error calculation is accomplished by first pointing the ADCPPBxCONFIG.CONFIG to the desired SOC, then writing a value to the ADCPPBxOFFREF.OFFREF register. The post-processing block automatically subtracts the value in the OFFREF register from the ADCRESULT value and stores the value in the ADCPPBxRESULT register. This subtraction produces a sign-extended 32-bit result. It is also possible to selectively invert the calculated value before storing in the ADCPPBxRESULT register by setting the TWOSCOMPEN bit in the ADCPPBxCONFIG register.

Note

- Do not write a value larger than 12 bits to the ADCPPBxOFFREF register.
 - Since the ADCPPBxRESULT register is unique for each PPB, to point multiple PPBs to the same SOC and get different results for each PPB is possible.
 - Writing a 0 to the ADCPPBxOFFREF register effectively disables the error calculation feature, passing the ADCRESULT value unchanged to the ADCPPBxRESULT register.
 - Writing a new value to ADCPPBxOFFREF causes an immediate update to the ADCPPBxRESULT register. However, the flags coming out of the PPB do not change until the next end-of-conversion (EOC). For instance, if changing the ADCPPBxOFFREF register causes ADCPPBxRESULT to change signs, but the next conversion brings the result back to the same sign as before the OFFREF change, no ADCPPBxZERO flag is set.
-

12.8.3 PPB Limit Detection and Zero-Crossing Detection

Many applications perform a limit check against the ADC conversion results. The PPB can automatically perform a check against high and low limits, or whenever ADCPPBxRESULT changes sign. Based on these comparisons, the PPB can generate a trip to the PWM and an interrupt automatically, lowering the sample to

ePWM latency and reducing software overhead. This functionality also enables safety-conscious applications to trip the ePWM based on an out-of-range ADC conversion without any CPU intervention.

To enable this functionality, first point the ADCPPBxCONFIG.CONFIG to the desired SOC, then write a value to one or both of the registers ADCPPBxTRIPHI.LIMITHI and ADCPPBxTRIPLO.LIMITLO (zero-crossing detection does not require further configuration). Whenever these limits are exceeded, the PPBxTRIPHI bit or PPBxTRIPLO bit is set in the ADCEVTSTAT register. Note that the PPBxZERO bit in the ADCEVTSTAT register is gated by end-of-conversion (EOC), not by the sign change in the ADCPPBxRESULT register. The ADCEVTCLR register has corresponding bits to clear these event flags. The ADCEVTSEL register has corresponding bits which allow the events to propagate through to the PWM. The ADCEVTINTSEL register has corresponding bits that allow the events to propagate through to the PIE.

One PIE interrupt is shared between all the PPBs for a given ADC module as shown in [Figure 12-9](#).

Note

- If different actions need to be taken for different PPB events from the same ADC module, then the ADCEVTINT ISR has to read the PPB event flags in the ADCEVTSTAT register to determine which event caused the interrupt.
- If different ePWM trips need to be generated separately for high compare, low compare, and zero-crossing, this can be achieved by pointing multiple PPBs to the same SOC.
- The zero-crossing detect circuit considers a result of zero to be positive.




Figure 12-9. ADC PPB Interrupt Event

12.8.4 PPB Sample Delay Capture

When multiple control loops are running asynchronously on the same ADC, there is a chance that an ADC request from two or more loops collide, causing one of the samples to be delayed. This shows up as a measurement error in the system. By knowing when this delay occurs and the amount of delay that has occurred, software can employ extrapolation techniques to reduce the error.

To this effect, each PPB has the field DLYSTAMP in the ADCPPBxSTAMP register. This field contains the number of SYSCLK cycles between when the associate SOC was triggered and when the SOC began converting.

This is achieved by having a global 12-bit free running counter based off of SYSCLK, which is in the field FREECOUNT in the ADCOUNTER register. When the trigger for the associated SOC arrives, the value of this counter is loaded into the bit field ADCPPBxTRIPLO.REQSTAMP. When the actual sample window for that SOC begins, the value in REQSTAMP is subtracted from the current FREECOUNT value and stored in DLYSTAMP.

Note

If more than 4096 SYSCLK cycles elapse between the SOC trigger and the actual start of the SOC acquisition, the FREECOUNT register can overflow more than once, leading to incorrect DLYSTAMP value. Be cautious when using very slow conversions to prevent this from happening.

The sample delay capture does not function, if the associated SOC is triggered using software. The sample delay capture, however, correctly records the delay, if the software triggering of a different SOC causes the SOC associated with the PPB to be delayed

12.9 Opens/Shorts Detection Circuit (OSDETECT)

The opens/shorts detection circuit (OSDETECT) can be used to detect pin faults in the system. The circuit connects to the ADC input after the channel select multiplexer but before the S+H circuit as shown in [Figure 12-10](#).

Note

- The divider resistance tolerances can vary widely; hence, this feature must not be used to check for conversion accuracy.
- See the data sheet for implementation and availability of analog input channels.
- Due to high drive impedance, a S+H duration much longer than the ADC minimum is needed.




Figure 12-10. Opens/Shorts Detection Circuit

The circuit can be operated by writing a value to the DETECTCFG field in the ADCOSDETECT register. This causes the circuit to source a voltage onto the input during the S+H phase of any conversion. The voltage and drive strength of the OSDETECT circuit for different DETECTCFG settings is given in [Table 12-8](#).

Table 12-8. DETECTCFG Settings

| ADCOSDETECT. DETECTCFG | Source Voltage | S4 | S3 | S2 | S1 | Drive Impedance |
|---------------------------|----------------|--------|--------|--------|--------|-------------------|
| 0 | Off | Open | Open | Open | Open | Open |
| 1 | Zero Scale | Closed | Open | Open | Closed | $5K \parallel 7K$ |
| 2 | Full Scale | Open | Closed | Closed | Open | $5K \parallel 7K$ |
| 3 | 5/12 VDDA | Open | Closed | Open | Closed | $5K \parallel 7K$ |
| 4 | 7/12 VDDA | Closed | Open | Closed | Open | $5K \parallel 7K$ |
| 5 | Zero Scale | Open | Open | Open | Closed | 5K |
| 6 | Full Scale | Open | Open | Closed | Open | 5K |
| 7 | Zero Scale | Closed | Open | Open | Open | 7K |

12.9.1 Implementation

A representative circuit with the OSDETECT implementation consists of the signal source with series resistance R_S , shunt capacitor C_P , the equivalent OSDETECT resistance $R_{OSDETECT}$ and voltage $V_{OSDETECT}$ is shown in [Figure 12-11](#) and can be used as a basis to calculate the signal level going in to the sampling capacitor. $R_{OSDETECT}$ and $V_{OSDETECT}$ are the equivalent input resistance and voltage source contributed by the OSDETECT circuit with values shown in [Table 12-8](#) for the different configuration settings. Refer to [Figure 12-11](#) when deriving the input signal to S/H if signal source V_S is driving while the OSDETECT feature is enabled.




Figure 12-11. Input Circuit Equivalent with OSDETECT Enabled

The input impedance R_S and C_P are integral parts of the signal source or can have been implemented in the design to precondition the signal or to control signal settling time to meet S/H requirements. The input path has to be considered when using the OSDETECT feature, as this affects the conversion results. For instance, driving an input signal when this feature is enabled connects signal V_S to the OSDETECT circuit through R_S and affects the ADC results. Larger C_P values (in the order greater than hundreds of pF) require using higher ACQPS to make sure the signal at the input has settled prior to conversion.

To enable the circuit:

1. Configure the ADC for conversion (for example, channel, SOC, ACQPS, prescaler, trigger, and so on).
2. Set up the ADCOSDETECT register for the desired voltage divider connection as shown in [Table 12-8](#).
3. Initiate a conversion and inspect the conversion result.

Interpret the results based on what is driving on the input side and what are the values of R_S and C_P . If the V_S signal can be disconnected from the input pin, the circuit can be used to detect open and shorted input pins as described in the following sections.

12.9.2 Detecting an Open Input Pin

By cycling through the various OSDETECT settings, the input signal is pulled towards the sourced voltages. An input with good drive strength (pin not open) is minimally affected. However, if the pin is open, the sampled voltages is close to the source voltages specified in [Table 12-8](#).

12.9.3 Detecting a Shorted Input Pin

By cycling through the various OSDETECT settings, the input signal is pulled towards the sourced voltages. An input with finite drive strength (pin not shorted) is pulled toward each sourced voltage. However, if the pin is shorted, the signal remains at the same voltage.

12.10 Power-Up Sequence

Upon device power-up or system level reset, the ADC is powered down and disabled. When powering up the ADC, use the following sequence:

1. Set the bit to enable the desired ADC clock in the PCLKCR13 register.
2. Set the desired ADC clock divider in the PRESCALE field of ADCCTL2.
3. Power up the ADC by setting the ADCPWDNZ bit in ADCCTL1.
4. Allow a delay before sampling. See the data sheet for the necessary time.

If multiple ADCs are powered up simultaneously, steps 1 and step 3 can each be done for all ADCs in one write instruction. Also, only one delay is necessary as long as the delay occurs after all the ADCs have begun powering up.

12.11 ADC Calibration

During the fabrication and test process, Texas Instruments calibrates the gain, offset, and linearity of the ADCs. These trim settings are stored in TI reserved OTP memory, and can be loaded using C-callable functions.

- The Device_cal() function copies the trim values for ADC from OTP memory to the respective trim registers.

Until the appropriate factory trim is loaded, the ADC and other analog modules are not specified to operate within the data sheet specifications. Similarly, if trim values other than the factory settings are placed into the trim registers, the ADC (and other modules) is not specified to operate within the data sheet specifications.

The boot ROM calls the calibration functions, so trim values are initially populated without user intervention. However, if the trims are cleared due to a module reset or modified for some other reason, then the user must call the calibration functions (defined in the C2000Ware header files).

12.11.1 ADC Zero Offset Calibration

ADC offset error is determined and calibrated during factory testing. However, the user still has the option to perform offset calibration if the end application specifically requires this. This section describes how to perform offset calibration using internal VREFLO connection for single-ended operation.

Zero offset error is defined as the difference from 0 that occurs when converting a voltage at VREFLO. The zero offset error can be positive or negative. To correct this error, an adjustment of equal magnitude and opposite polarity is written into the ADCOFFTRIM register. The value contained in this register is applied before the results are available in the ADC result registers. This operation is fully contained within the ADC core, so the timing of the results is not affected, and the full dynamic range of the ADC is maintained for any trim value.

Note

Regardless of the converter resolution, the size of each ADCOFFTRIM step is (VREFHI-VREFLO)/65536.

Use the following procedure to re-calibrate the ADC offset in 12-bit single-ended mode:

1. Set ADCOFFTRIM to +112 steps (0x70). This adds an artificial offset to account for negative offset that can reside in the ADC core.
2. Perform some multiple of 16 conversions on VREFLO (internal connection), accumulating the results (for example, 32*16 conversions = 512 conversions). Use the maximum value of ACQPS to make sure longer settling time to account for parasitic impedance of internal VREFLO connections.
3. Divide the accumulated result by the multiple of 16 (for example, for 512 conversions, divide by 32).
4. Set ADCOFFTRIM to 112 – result from step 3.

12.12 ADC Timings

The process of converting an analog voltage to a digital value is broken down into an S+H phase and a conversion phase. The ADC sample and hold circuits (S+H) are clocked by SYSCLK while the ADC conversion process is clocked by ADCCLK. ADCCLK is generated by dividing down SYSCLK based on the PRESCALE field in the ADCCTL2 register.

The S+H duration is the value of the ACQPS field of the SOC being converted, plus one, times the SYSCLK period. The user must make sure that this duration exceeds both 1 ADCCLK period and the minimum S+H duration specified in the data sheet. The conversion time is approximately 10.5 ADCCLK cycles. The exact conversion time is always a whole number of SYSCLK cycles. See the timing diagrams and tables in [Section 12.12.1](#) for exact timings.

12.12.1 ADC Timing Diagrams

The following diagrams show the ADC conversion timings for two SOCs given the following assumptions:

- SOC0 and SOC1 are configured to use the same trigger.
- No other SOCs are converting or pending when the trigger occurs.
- The round robin pointer is in a state that causes SOC0 to convert first.
- ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag propagates through to the CPU to cause an interrupt is determined by the configurations in the PIE module).

[Table 12-9](#) describes the parameters in the following timing diagrams. [Table 12-10](#) lists the ADC timings..

Table 12-9. ADC Timing Parameter Descriptions

| Parameter | Description |
|-----------|---|
| t_{SH} | <p>The duration of the S+H window.</p> <p>At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by (ACQPS + 1) SYSCLK cycles. ACQPS can be configured individually for each SOC, so t_{SH} is not necessarily the same for different SOCs.</p> <p>Note: The value on the S+H capacitor is captured approximately 5ns before the end of the S+H window regardless of device clock settings.</p> |
| t_{LAT} | <p>The time from the end of the S+H window until the ADC results latch in the ADCRESULTx register.</p> <p>If the ADCRESULTx register is read before this time, the previous conversion results are returned.</p> |
| t_{EOC} | <p>The time from the end of the S+H window until the S+H window for the next ADC conversion can begin. The subsequent sample can start before the conversion results are latched.</p> |
| t_{INT} | <p>The time from the end of the S+H window until an ADCINT flag is set (if configured).</p> <p>If the INTPULSEPOS bit in the ADCCTL1 register is set, t_{INT} coincides with the end of conversion (EOC) signal.</p> <p>If the INTPULSEPOS bit is 0, and the OFFSET field in the ADCINTCYCLE register is not 0, then there is a delay of OFFSET SYSCLK cycles before the ADCINT flag is set. This delay can be used to enter the ISR exactly when the sample is ready.</p> <p>If the INTPULSEPOS bit is 0, t_{INT} coincides with the end of the S+H window. If t_{INT} triggers a read of the ADC result register (by triggering an ISR that reads the result), care must be taken to make sure the read occurs after the results latch (otherwise, the previous results are read).</p> |




Figure 12-12. ADC Timings for 12-bit Mode in Early Interrupt Mode




Figure 12-13. ADC Timings for 12-bit Mode in Late Interrupt Mode

Table 12-10. ADC Timings in 12-bit Mode

| ADCCLK Prescale | | SYSCLK Cycles | | | |
|----------------------|----------------|------------------|------------------|--|----------------------------|
| ADCCTL2. PRESCALE | Prescale Ratio | t _{EOC} | t _{LAT} | t _{INT} (Early) ⁽¹⁾ | t _{INT} (Late) |
| 0 | 1 | 11 | 13 | 0 | 11 |
| 2 | 2 | 21 | 23 | 0 | 21 |
| 4 | 3 | 31 | 34 | 0 | 31 |
| 6 | 4 | 41 | 44 | 0 | 41 |
| 8 | 5 | 51 | 55 | 0 | 51 |
| 10 | 6 | 61 | 65 | 0 | 61 |
| 12 | 7 | 71 | 76 | 0 | 71 |
| 14 | 8 | 81 | 86 | 0 | 81 |

(1) By default, t_{INT} occurs one SYSCLK cycle after the S+H window if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.

12.13 Additional Information

The following sections contain additional practical information.

12.13.1 Ensuring Synchronous Operation

For best performance, all ADCs on the device must be operated synchronously. The device data sheet specifies the performance in both synchronous and asynchronous mode for those parameters which differ between the modes of operation.

To make sure synchronous operation, all ADCs on the device must operate in lockstep. This is accomplished by writing configurations to all ADCs that cause the sampling and conversion phases of all ADCs to be exactly aligned. The easiest way to accomplish this is to write identical values to the SOC configurations for each ADC for trigger select and ACQPS (S+H duration). In addition, synchronous ADCs must also configure identical values for the SOC priority control, burst mode, burst trigger, and burst size.

12.13.1.1 Basic Synchronous Operation

The following example configures two SOCs each on ADCA and ADCC with identical trigger select and ACQPS values. This results in synchronous operation between ADCA and ADCC. For devices with more than two ADCs, the same principles can be used to synchronize all the ADCs.

Example: Basic Synchronous Operation

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4;      //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19;     //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10;    //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0;        //SOC0 converts ADCINCO
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;     //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10;    //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4;      //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30;    //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10;    //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1;        //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30;    //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10;    //SOC1 begins conversion on ePWM3 SOCB

```




Figure 12-14. Example: Basic Synchronous Operation

Several things can be noted from Figure 12-14. First, while the ACQPS values must be the same for SOCs with the same number, different ACQPS values can be used for SOCs with different numbers. Because of this, synchronous operation does not require a single global S+H time, but instead only channels sampled simultaneously require identical S+H durations. Another important point from this example is that any channel select value can be used for any SOC. Finally, this example assumes round-robin operation. If high-priority SOCs are to be used, the priority must be configured the same on all ADCs.

12.13.1.2 Synchronous Operation with Multiple Trigger Sources

As long as each set of SOCs has identical trigger select and ACQPS settings, multiple trigger sources can be used while still achieving synchronous operation.

The following example demonstrates synchronous operation between ADCA and ADCC while using three SOCs and two trigger sources. Figure 12-15 demonstrates that any combination of relative trigger timings still results in synchronous operation.

Example: Synchronous Operation with Multiple Trigger Sources

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4;      //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19;     //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10;    //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0;        //SOC0 converts ADCINCO
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;     //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10;    //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4;      //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30;    //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10;    //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1;        //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30;    //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10;    //SOC1 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC2CTL.bit.CHSEL = 0;      //SOC2 converts ADCINA0
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 19;    //SOC2 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 2;    //SOC2 begins conversion on CPU Timer1
AdccRegs.ADCSOC2CTL.bit.CHSEL = 2;        //SOC2 converts ADCINC2
AdccRegs.ADCSOC2CTL.bit.ACQPS = 19;    //SOC2 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC2CTL.bit.TRIGSEL = 2;    //SOC2 begins conversion on CPU Timer1

```




Figure 12-15. Example: Synchronous Operation with Multiple Trigger Sources

Note that any trigger source that can be selected in the TRIGSEL field can be used except for software triggering. There is no way to issue the software triggers for all ADCs simultaneously, so likely results in asynchronous operation. ADCINT1 or ADCINT2 can also be used as a trigger as long as the ADCINTSOCSEL1 and ADCINTSOCSEL2 registers are configured identically for all ADCs and software triggering is not used to start the chain of conversions.

12.13.1.3 Synchronous Operation with Uneven SOC Numbers

If only one trigger source is used, one ADC can use more SOCs than the other ADCs while still operating synchronously.

Example: Synchronous Operation with Uneven SOC Numbers

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4;      //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19;     //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10;    //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0;        //SOC0 converts ADCINCO
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;     //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10;    //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4;      //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30;    //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10;    //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1;        //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30;    //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10;    //SOC1 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC2CTL.bit.CHSEL = 0;        //SOC2 converts ADCINA0
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 30;    //SOC2 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 10;    //SOC2 begins conversion on ePWM3 SOCB

```




Figure 12-16. Example: Synchronous Operation with Uneven SOC Numbers

Note that if the trigger comes again before all SOCs have completed the conversions, ADCC begins converting immediately on SOC0 while ADCA does not start converting SOC0 again until SOC2 is complete. This results in asynchronous operation, so care must be taken to not overflow the trigger.




Figure 12-17. Example: Asynchronous Operation with Uneven SOC Numbers – Trigger Overflow

12.13.1.4 Non-overlapping Conversions

If conversion timings can be made sure to not overlap by the user, then it is not necessary to configure all SOCs identically on all ADCs to achieve performance equivalent to synchronous operation. For example, if the two ADC triggers in a system come from two ePWM sources that are always 180-degrees out-of-phase, then SOC0 can be used for both ADCA and ADCC with different trigger sources and different ACQPS values.

Example: Operation with Non-overlapping Conversions

```
//ePWM3 SOCA and SOCB are 180 degrees out of phase
AdcRegs.ADCSOC0CTL.bit.CHSEL = 4;           //SOC0 converts ADCINA4
AdcRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdcRegs.ADCSOC0CTL.bit.TRIGSEL = 10;         //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0;            //SOC0 converts ADCINCO
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 9;           //SOC0 begins conversion on ePWM3 SOCA
```




Figure 12-18. Example: Synchronous Equivalent Operation with Non-Overlapping Conversions

12.13.2 Choosing an Acquisition Window Duration

For correct operation, the input signal to the ADC must be allowed adequate time to charge the sample and hold capacitor, Ch. Typically, the S+H duration is chosen such that the sampling capacitor is charged to within $\frac{1}{2}$ LSB or $\frac{1}{4}$ LSB of the final value, depending on the tolerable settling error.

The best methodology to determine the required settling time is to simulate the ADC and ADC driving circuits to make sure adequate settling performance. See [ADC Input Circuit Evaluation for C2000 MCUs](#) and [Charge-Sharing Driving Circuits for C2000 ADCs](#) for additional guidance on ADC signal conditioning circuit design and evaluation.

An approximation of the required settling time can also be determined using an RC settling model. The time constant for the model is given by the equation:

$$\tau = (R_S + R_{on}) \times C_h + R_S \times (C_S + C_p) \quad (5)$$

And the number of time constants needed is given by the equation:

$$k = \ln\left(\frac{2^n}{\text{settling error}}\right) - \ln\left(\frac{C_S + C_P}{C_H}\right) \quad (6)$$

So the total S+H time must be set to at least:

$$t = k \cdot \tau \quad (7)$$

Where the following parameters are provided by the ADC input model in the device data sheet:

- n = ADC resolution (in bits)
- R_{ON} = ADC sampling switch resistance (provided in Ω)
- C_H = ADC sampling capacitor (provided in pF)
- C_p = ADC channel parasitic input capacitance (provided in pF)

And the following parameters are dependent on the application design:

- settling error = tolerable settling error (in LSBs)
- R_s = ADC driving circuit source impedance (typically in Ω or $k\Omega$)
- C_s = capacitance on ADC input pin (typically in pF or nF)

For example, assuming the following parameters:

- $n = 12$ -bits
- $R_{ON} = 500\Omega$
- $C_H = 12.5pF$
- $C_p = 12.7pF$
- settling error = $\frac{1}{4}$ LSB
- $R_s = 180\Omega$
- $C_s = 150pF$

The time constant is calculated as:

$$\tau = (180\Omega + 500\Omega) \times 12.5pF + 180\Omega \times (150pF + 12.7pF) = 37.8ns \quad (8)$$

And the number of required time constants is:

$$k = \ln\left(\frac{2^{12}}{0.25}\right) - \ln\left(\frac{150pF + 12.7pF}{12.5pF}\right) = 9.70 - 2.57 = 7.13 \quad (9)$$

So the S+H time must be set to at least: $37.8ns \times 7.13 = 270ns$

If SYSCLK = 120MHz , then each SYSCLK cycle is 8.33ns. S+H duration is $270ns / 8.33ns = 32.4$ SYSCLK cycles, so ACQPS for this input is set to at least CEILING(32.4) – 1 = 31.

While this gives a rough estimate of the required acquisition window, a better method is to setup a circuit with the ADC input model, a model of the source impedance/capacitance, and any board parasitics in SPICE (or similar software) and simulate to verify that the sampling capacitor settles to the desired accuracy.

Note

The device data sheet specifies a minimum ADC S+H window duration. Do not use an ACQPS value that gives a duration less than this specification.

12.13.3 Achieving Simultaneous Sampling

While each ADC does not have dual S+H circuits, achieving simultaneous sampling is accomplished by setting the SOC triggers on two or more ADC modules to use the same trigger source. The following example demonstrates simultaneous sampling on 2 ADCs based on an ePWM3 event. ADCINA3 and ADCINC5 are sampled. An acquisition window of 20 SYSCLK cycles is used, but different durations are possible.

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 3;           //SOC0 converts ADCINA3
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10;         //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 5;             //SOC0 converts ADCINC5
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10;         //SOC0 begins conversion on ePWM3 SOCB

```

When the ePWM3 trigger is received, all ADCs begin converting in parallel immediately. All results are stored in the ADCRESULT0 register for each ADC. Note that this assumes that all ADCs are idle when the trigger is received. If one or more ADCs is busy, the samples do not happen at exactly the same time.

12.13.4 Result Register Mapping

The ADC results and the ADC PPB results are duplicated for each memory bus controller in the system. Bus controllers include all CPUs present on the specific part family and part number. For each bus controller, no access configuration is needed to allow read access to the result registers, and no contention occurs in cases where multiple bus controllers try to read the ADC results simultaneously.

12.13.5 Internal Temperature Sensor

The internal temperature sensor measures the junction temperature of the device. The output of the sensor can be sampled with the ADC through an internal connection. This can be enabled on channel ADCIN12 on ADCC and on the CMPSS2_HP5 input by setting the ENABLE bit in the TSNSTCTRL register.

To convert the temperature sensor reading into a temperature, pass the temperature sensor reading to the ADC_getTemperatureC() function in the ADC driverlib.

12.13.6 Designing an External Reference Circuit

Figure 12-19 shows the basic organization of the external voltage reference generation circuitry. For best performance, the externally generated reference voltage must be buffered by a precision op-amp with good bandwidth and low output impedance before being driven into the ADC reference pin. A capacitor between the high and low reference pins must be placed on the PCB as close to the pins as practical to help absorb high-frequency currents. A series resistor (typically $<1\Omega$) in series with this capacitor is sometimes necessary to maintain op-amp stability.




Figure 12-19. ADC Reference System

12.13.7 ADC-DAC Loopback Testing

For system diagnostic or functional safety purposes, the user application can perform a loopback test of the ADC module to verify that the ADC is converting correctly. Using the output of the DAC in the first CMPSS module, the device can be configured to supply a series of known voltages to the input of the converter, and the conversion result verified against expected results. Loopback test mode is enabled by setting the bit corresponding to the ADC module under test in the ADCLOOPBACK register in the analog subsystem module to 1. Figure 12-20 shows the connection between the CMPSS DAC output and the ADC.




Figure 12-20. CMPSS to ADC Loopback Connection

In ADC loopback test mode, the following special considerations apply:

- The ADC module always samples the CMPSS1 DACL output, regardless of what channel is selected in the ADCSOCxCTL.CHSEL field.
- The minimum sampling window size (ACQPS) when converting the DAC output is 4.27 μ s (512 SYSCLK cycles at 120MHz SYSCLK).
- The output resolution of the CMPSS DAC is 6 bits. The lower 6 bits of the input DACVAL are discarded.
- ADC loopback test mode affects CMPSS trip voltages. Avoid enabling ADC loopback mode during regular CMPSS operation.

For more information on the CMPSS module and how to configure the CMPSS DAC, see the *Comparator Subsystem (CMPSS)* chapter.

12.13.8 Internal Test Mode

For diagnostic purposes, the ADC can sample various internal node voltages using a special input selection mux called INTERNALTEST. When internal test mode is enabled, the INTERNALTEST mux selection overrides the ADC-A input channel mux: ADC-A samples the INTERNALTEST selection instead of the channel selected by ADCSOCxCTL.CHSEL. Internal test mode can be used to sample the VDDCORE voltage, VREFLO, VDDA, VSSA, and the CMPSS DAC outputs.

To enable internal test mode, write the desired node selection to the TESTSEL field of the INTERNALTESTCTL analog subsystem register. For safety, INTERNALTESTCTL includes a write key field that must be simultaneously written with the value 0xA5A5 for writes to take effect; otherwise, writes to this register are ignored. For details of internal test mux connections to various internal device voltage nodes, refer to the INTERNALTESTCTL register description.

To disable internal test mode, write 0 to the TESTSEL field of the INTERNALTESTCTL register.

When using internal test mode, the following special considerations apply:

- INTERNALTESTCTL.TESTSEL overrides the value of ADCSOCxCTL.CHSEL on ADCA when a non-zero value is configured.
- The minimum sampling window size (ACQPS) when converting INTERNALTEST is $4.27\mu s$ (512 SYSCLK cycles at 120MHz SYSCLK).
- The effective resolution of the CMPSS1 DAC outputs to INTERNALTEST is 6 bits.

For more information on the CMPSS module and how to configure the CMPSS DAC, see the *Comparator Subsystem (CMPSS)* chapter.

12.13.9 ADC Gain and Offset Calibration

Using the INTERNALTEST mux, gain balancing between multiple ADCs can be performed. By calculating the relative gain error between the ADCs, conversion results can be post-processed in software such that each ADC has the same output for each equivalent input.

To activate gain calibration mode, configure the TESTSEL field of the INTERNALTESTCTL analog subsystem register to select ENZ_CALIB_GAIN_3P3V. In this mode, the voltage sampled by all ADCs when triggered is ($VREFHI * 0.9$), overriding the channel selection in ADCSOCxCTL.CHSEL. To turn off gain calibration mode and return to normal operation, configure the TESTSEL field of INTERNALTESTCTL to 0.

12.14 Software

12.14.1 ADC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/adc

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

12.14.1.1 ADC Software Triggering

FILE: adc_ex1_soc_software.c

This example converts some voltages on ADCA and ADCC based on a software trigger.

The ADCC will not convert until ADCA is complete, so the ADCs will not run asynchronously. However, this is much less efficient than allowing the ADCs to convert synchronously in parallel (for example, by using an ePWM trigger).

External Connections

- A0, A1, C2, and C3 should be connected to signals to convert

Watch Variables

- myADC0Result0 - Digital representation of the voltage on pin A0
- myADC0Result1 - Digital representation of the voltage on pin A1
- myADC1Result0 - Digital representation of the voltage on pin C2
- myADC1Result1 - Digital representation of the voltage on pin C3

12.14.1.2 ADC ePWM Triggering

FILE: adc_ex2_soc_epwm.c

This example sets up ePWM1 to periodically trigger a conversion on ADCA.

External Connections

- A0 should be connected to a signal to convert

Watch Variables

- myADC0Results - A sequence of analog-to-digital conversion samples from pin A0. The time between samples is determined based on the period of the ePWM timer.

12.14.1.3 ADC Temperature Sensor Conversion

FILE: adc_ex3_temp_sensor.c

This example sets up the ePWM to periodically trigger the ADC. The ADC converts the internal connection to the temperature sensor, which is then interpreted as a temperature by calling the ADC_getTemperatureC() function.

Watch Variables

- sensorSample - The raw reading from the temperature sensor
- sensorTemp - The interpretation of the sensor sample as a temperature in degrees Celsius.

12.14.1.4 ADC Synchronous SOC Software Force (adc_soc_software_sync)

FILE: adc_ex4_soc_software_sync.c

This example converts some voltages on ADCA and ADCC using input 5 of the input X-BAR as a software force. Input 5 is triggered by toggling GPIO0, but any spare GPIO could be used. This method will ensure that both ADCs start converting at exactly the same time.

External Connections

- A2, A3, C2, C3 pins should be connected to signals to convert

Watch Variables

- *myADC0Result0* : a digital representation of the voltage on pin A2
- *myADC0Result1* : a digital representation of the voltage on pin A3
- *myADC1Result0* : a digital representation of the voltage on pin C2
- *myADC1Result1* : a digital representation of the voltage on pin C3

12.14.1.5 ADC Continuous Triggering (adc_soc_continuous)

FILE: adc_ex5_soc_continuous.c

This example sets up the ADC to convert continuously, achieving maximum sampling rate.

External Connections

- A0 pin should be connected to signal to convert

Watch Variables

- *adcAResults* - A sequence of analog-to-digital conversion samples from pin A0. The time between samples is the minimum possible based on the ADC speed.

12.14.1.6 ADC PPB Offset (adc_ppb_offset)

FILE: adc_ex7_ppb_offset.c

This example software triggers the ADC. Some SOCs have automatic offset adjustment applied by the post-processing block. After the program runs, the memory will contain ADC & post-processing block(PPB) results.

External Connections

- A2, C2 pins should be connected to signals to convert

Watch Variables

- *myADC0Result* : a digital representation of the voltage on pin A2
- *myADC0PPBResult* : a digital representation of the voltage on pin A2, minus 100 LSBs of automatically added offset
- *myADC1Result* : a digital representation of the voltage on pin C2
- *myADC1PPBResult* : a digital representation of the voltage on pin C2 plus 100 LSBs of automatically added offset

12.14.1.7 ADC PPB Limits (adc_ppb_limits)

FILE: adc_ex8_ppb_limits.c

This example sets up the ePWM to periodically trigger the ADC. If the results are outside of the defined range, the post-processing block will generate an interrupt.

The default limits are 1000LSBs and 3000LSBs. With VREFHI set to 3.3V, the PPB will generate an interrupt if the input voltage goes above about 2.4V or below about 0.8V.

External Connections

- A0 should be connected to a signal to convert

Watch Variables

- None

12.14.1.8 ADC PPB Delay Capture (adc_ppb_delay)

FILE: adc_ex9_ppb_delay.c

This example demonstrates delay capture using the post-processing block.

Two asynchronous ADC triggers are setup:

- ePWM1, with period 2048, triggering SOC0 to convert on pin A0
- ePWM2, with period 9999, triggering SOC1 to convert on pin A2

Each conversion generates an ISR at the end of the conversion. In the ISR for SOC0, a conversion counter is incremented and the PPB is checked to determine if the sample was delayed.

After the program runs, the memory will contain:

conversion : the sequence of conversions using SOC0 that were delayed

- *delay* : the corresponding delay of each of the delayed conversions

12.14.1.9 ADC ePWM Triggering Multiple SOC

FILE: adc_ex10_multiple_soc_epwm.c

This example sets up ePWM1 to periodically trigger a set of conversions on ADCA and ADCC. This example demonstrates multiple ADCs working together to process of a batch of conversions using the available parallelism across multiple ADCs.

ADCA Interrupt ISRs are used to read results of both ADCA and ADCC.

External Connections

- A0, A1, A2 and C2, C3, C4 pins should be connected to signals to be

Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2
- *adcCResult0* - Digital representation of the voltage on pin C2
- *adcCResult1* - Digital representation of the voltage on pin C3
- *adcCResult2* - Digital representation of the voltage on pin C4

12.14.1.10 ADC Burst Mode

FILE: adc_ex11_burst_mode_epwm.c

This example sets up ePWM1 to periodically trigger ADCA using burst mode. This allows for different channels to be sampled with each burst.

Each burst triggers 3 conversions. A0 and A1 are part of every burst while the third conversion rotates between A2, A3, and A4. This allows high importance signals to be sampled at high speed while lower priority signals can be sampled at a lower rate.

ADCA Interrupt ISRs are used to read results for ADCA.

External Connections

- A0, A1, A2, A3, A4

Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2
- *adcAResult3* - Digital representation of the voltage on pin A3
- *adcAResult4* - Digital representation of the voltage on pin A4

12.14.1.11 ADC Burst Mode Oversampling

FILE: adc_ex12_burst_mode_oversampling.c

This example is an ADC oversampling example implemented with software. The ADC SOCs are configured in burst mode, triggered by the ePWM SOC A event trigger.

External Connection

- A2

Watch Variables

- *lv_results* - Array of digital values measured on pin A2 (oversampling is configured by *Oversampling_Amount*)

12.14.1.12 ADC SOC Oversampling

FILE: adc_ex13_soc_oversampling.c

This example sets up ePWM1 to periodically trigger a set of conversions on ADCA including multiple SOCs that all convert A2 to achieve oversampling on A2.

ADCA Interrupt ISRs are used to read results of ADCA.

External Connections

- A0, A1, A2 should be connected to signals to be converted.

Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2

12.14.1.13 ADC PPB PWM trip (adc_ppb_pwm_trip)

FILE: adc_ex14_ppb_pwm_trip.c

This example demonstrates EPWM tripping through ADC limit detection PPB block. ADCAINT1 is configured to periodically trigger the ADCA channel 2 post initial software forced trigger. The limit detection post-processing block(PPB) is configured and if the ADC results are outside of the defined range, the post-processing block will generate an ADCxEVTy event. This event is configured as EPWM trip source through configuring EPWM XBAR and corresponding EPWM's trip zone and digital compare sub-modules. The example showcases

- one-shot
- and direct tripping of PWMs through ADCAEVT1 source via Digital compare submodule.

The default limits are 0LSBs and 3600LSBs. With VREFHI set to 3.3V, the PPB will generate a trip event if the input voltage goes above about 2.9V.

External Connections

- A2 should be connected to a signal to convert
- Observe the following signals on an oscilloscope
 - ePWM1(GPIO0 - GPIO1)
 - ePWM2(GPIO2 - GPIO3)
 - ePWM3(GPIO4 - GPIO5)

Watch Variables

- *adcA2Results* - digital representation of the voltage on pin A2

12.14.1.14 ADC Open Shorts Detection (adc_open_shorts_detection)

FILE: adc_ex15_open_shorts_detection.c

This example demonstrates the ADC open/shorts detection(ADCOSDETECT) circuit configuration for detecting pin faults in the system. The example enables the open/shorts detection circuit along with mandatory ADC configurations and diagnoses ADCA A0 input pin state before starting normal ADC conversions.

To enable the ADC OSDetect circuit:

1. Configure the ADC for conversion (E.g. channel, SOC, ACQPS, prescalar, trigger etc). The OSDetect functionality is available in 12-bit only.
2. Set up the ADCOSDETECT register for the desired voltage divider connection. Refer device TRM for details on available OSDetect configurations.
3. Initiate a conversion and inspect the conversion result. Note: The results must be interpreted based on what is driving on the input side and what are the values of Rs and Cp. If the Vs signal can be disconnected from the input pin, the circuit can be used to detect open and shorted input pins. In the example, ADCA A0 channel is configured and following algorithm is used to check the A0 pin status: Step 1: Configure full scale OSDETECT mode & capture ADC results(resultHi) Step 2: Configure zero scale OSDETECT mode

& capture ADC results(resultLo) Step 3: Disable OSDETECT mode and capture ADC results(resultNormal)
Step 4: Determine the state of the ADC pin a. If the pin is open, resultLo would be equal to Vreflo and resultHi would be equal to Vrefhi b. If the pin is shorted to Vrefhi, resultLo should be approximately equal to Vrefhi and resultHi should be equal to Vrefhi c. If the pin is shorted to Vreflo, resultLo should be equal to Vreflo and resultHi should be approximately equal to Vreflo d. If the pin is connected to a valid signal, resultLo should be greater than osdLoLimit but less than resultNormal while resultHi

should be less than osdHiLimit but greater than resultNormal Input | Full-Scale output | Zero-scale Output | Pin Status

Unknown | VREFHI | VREFLO | Open VREFHI | VREFHI | approx. VREFHI | Shorted to VREFHI VREFLO | approx. VREFLO | VREFLO | Shorted to VREFLO

Vn | Vn < resultHi < VREFHI | VREFLO < resultLo < Vn | Good

Step 5: osDetectStatusVal of value greater than 4 would mean that there is no pin fault. a. If osDetectStatusVal == 1, means pin A0 is OPEN b. If osDetectStatusVal == 2, means pin A0 is shorted to VREFLO c. If osDetectStatusVal == 4, means pin A0 is shorted to VREFHI d. If osDetectStatusVal == 8, means pin A0 is in GOOD/VALID state e. Any value of osDetectStatusVal > 4, means pin A0 is in VALID state

Following points should be noted while configuring the ADC in OSDETECT mode.

1. The divider resistance tolerances can vary widely, hence this feature should not be used to check for conversion accuracy.
2. Consult the device data manual for implementation and availability of analog input channels.
3. Due to high drive impedance, a S+H duration much longer than the ADC minimum will be needed.

External Connections

- A0 pin should be connected to signals to convert

Watch Variables

- *osDetectStatusVal* : OS detection status of voltage on pin A0
- *adcAResult0* : a digital representation of the voltage on pin A0

12.15 ADC Registers

This section describes the Analog-to-Digital Converter Registers.

12.15.1 ADC Base Address Table

Table 12-11. ADC Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------------|-----------------|--------------|--------------------|
| Instance | Structure | | | |
| AdcaResultRegs | ADC_RESULT_REGS | ADCARESULT_BASE | 0x0000_0B00 | - |
| AdccResultRegs | ADC_RESULT_REGS | ADCCRESULT_BASE | 0x0000_0B40 | - |
| AdcaRegs | ADC_REGS | ADCA_BASE | 0x0000_7400 | YES |
| AdccRegs | ADC_REGS | ADCC_BASE | 0x0000_7500 | YES |

12.15.2 ADC_RESULT_REGS Registers

[Table 12-12](#) lists the memory-mapped registers for the ADC_RESULT_REGS registers. All register offset addresses not listed in [Table 12-12](#) should be considered as reserved locations and the register contents should not be modified.

Table 12-12. ADC_RESULT_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|---|------------------|---------|
| 0h | ADCRESULT0 | ADC Result 0 Register | Go | |
| 1h | ADCRESULT1 | ADC Result 1 Register | Go | |
| 2h | ADCRESULT2 | ADC Result 2 Register | Go | |
| 3h | ADCRESULT3 | ADC Result 3 Register | Go | |
| 4h | ADCRESULT4 | ADC Result 4 Register | Go | |
| 5h | ADCRESULT5 | ADC Result 5 Register | Go | |
| 6h | ADCRESULT6 | ADC Result 6 Register | Go | |
| 7h | ADCRESULT7 | ADC Result 7 Register | Go | |
| 8h | ADCRESULT8 | ADC Result 8 Register | Go | |
| 9h | ADCRESULT9 | ADC Result 9 Register | Go | |
| Ah | ADCRESULT10 | ADC Result 10 Register | Go | |
| Bh | ADCRESULT11 | ADC Result 11 Register | Go | |
| Ch | ADCRESULT12 | ADC Result 12 Register | Go | |
| Dh | ADCRESULT13 | ADC Result 13 Register | Go | |
| Eh | ADCRESULT14 | ADC Result 14 Register | Go | |
| Fh | ADCRESULT15 | ADC Result 15 Register | Go | |
| 10h | ADCPPB1RESULT | ADC Post Processing Block 1 Result Register | Go | |
| 12h | ADCPPB2RESULT | ADC Post Processing Block 2 Result Register | Go | |
| 14h | ADCPPB3RESULT | ADC Post Processing Block 3 Result Register | Go | |
| 16h | ADCPPB4RESULT | ADC Post Processing Block 4 Result Register | Go | |

Complex bit access types are encoded to fit into small table cells. [Table 12-13](#) shows the codes that are used for access types in this section.

Table 12-13. ADC_RESULT_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------|--|
| Read Type | | |
| R | R | Read |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

12.15.2.1 ADCRESULT0 Register (Offset = 0h) [Reset = 0000h]

ADCRESULT0 is shown in [Figure 12-21](#) and described in [Table 12-14](#).

Return to the [Summary Table](#).

ADC Result 0 Register

Figure 12-21. ADCRESULT0 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-14. ADCRESULT0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 0 16-bit ADC result. After the ADC completes a conversion of SOC0, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.2 ADCRESULT1 Register (Offset = 1h) [Reset = 0000h]

ADCRESULT1 is shown in [Figure 12-22](#) and described in [Table 12-15](#).

Return to the [Summary Table](#).

ADC Result 1 Register

Figure 12-22. ADCRESULT1 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-15. ADCRESULT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 1 16-bit ADC result. After the ADC completes a conversion of SOC1, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.3 ADCRESULT2 Register (Offset = 2h) [Reset = 0000h]

ADCRESULT2 is shown in [Figure 12-23](#) and described in [Table 12-16](#).

Return to the [Summary Table](#).

ADC Result 2 Register

Figure 12-23. ADCRESULT2 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-16. ADCRESULT2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 2 16-bit ADC result. After the ADC completes a conversion of SOC2, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.4 ADCRESULT3 Register (Offset = 3h) [Reset = 0000h]

ADCRESULT3 is shown in [Figure 12-24](#) and described in [Table 12-17](#).

Return to the [Summary Table](#).

ADC Result 3 Register

Figure 12-24. ADCRESULT3 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-17. ADCRESULT3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 3 16-bit ADC result. After the ADC completes a conversion of SOC3, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.5 ADCRESULT4 Register (Offset = 4h) [Reset = 0000h]

ADCRESULT4 is shown in [Figure 12-25](#) and described in [Table 12-18](#).

Return to the [Summary Table](#).

ADC Result 4 Register

Figure 12-25. ADCRESULT4 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-18. ADCRESULT4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 4 16-bit ADC result. After the ADC completes a conversion of SOC4, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.6 ADCRESULT5 Register (Offset = 5h) [Reset = 0000h]

ADCRESULT5 is shown in [Figure 12-26](#) and described in [Table 12-19](#).

Return to the [Summary Table](#).

ADC Result 5 Register

Figure 12-26. ADCRESULT5 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-19. ADCRESULT5 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 5 16-bit ADC result. After the ADC completes a conversion of SOC5, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.7 ADCRESULT6 Register (Offset = 6h) [Reset = 0000h]

ADCRESULT6 is shown in [Figure 12-27](#) and described in [Table 12-20](#).

Return to the [Summary Table](#).

ADC Result 6 Register

Figure 12-27. ADCRESULT6 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-20. ADCRESULT6 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 6 16-bit ADC result. After the ADC completes a conversion of SOC6, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.8 ADCRESULT7 Register (Offset = 7h) [Reset = 0000h]

ADCRESULT7 is shown in [Figure 12-28](#) and described in [Table 12-21](#).

Return to the [Summary Table](#).

ADC Result 7 Register

Figure 12-28. ADCRESULT7 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-21. ADCRESULT7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 7 16-bit ADC result. After the ADC completes a conversion of SOC7, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.9 ADCRESULT8 Register (Offset = 8h) [Reset = 0000h]

ADCRESULT8 is shown in [Figure 12-29](#) and described in [Table 12-22](#).

Return to the [Summary Table](#).

ADC Result 8 Register

Figure 12-29. ADCRESULT8 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-22. ADCRESULT8 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 8 16-bit ADC result. After the ADC completes a conversion of SOC8, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.10 ADCRESULT9 Register (Offset = 9h) [Reset = 0000h]

ADCRESULT9 is shown in [Figure 12-30](#) and described in [Table 12-23](#).

Return to the [Summary Table](#).

ADC Result 9 Register

Figure 12-30. ADCRESULT9 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-23. ADCRESULT9 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 9 16-bit ADC result. After the ADC completes a conversion of SOC9, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.11 ADCRESULT10 Register (Offset = Ah) [Reset = 0000h]

ADCRESULT10 is shown in [Figure 12-31](#) and described in [Table 12-24](#).

Return to the [Summary Table](#).

ADC Result 10 Register

Figure 12-31. ADCRESULT10 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-24. ADCRESULT10 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 10 16-bit ADC result. After the ADC completes a conversion of SOC10, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.12 ADCRESULT11 Register (Offset = Bh) [Reset = 0000h]

ADCRESULT11 is shown in [Figure 12-32](#) and described in [Table 12-25](#).

Return to the [Summary Table](#).

ADC Result 11 Register

Figure 12-32. ADCRESULT11 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-25. ADCRESULT11 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 11 16-bit ADC result. After the ADC completes a conversion of SOC11, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.13 ADCRESULT12 Register (Offset = Ch) [Reset = 0000h]

ADCRESULT12 is shown in [Figure 12-33](#) and described in [Table 12-26](#).

Return to the [Summary Table](#).

ADC Result 12 Register

Figure 12-33. ADCRESULT12 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-26. ADCRESULT12 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 12 16-bit ADC result. After the ADC completes a conversion of SOC12, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.14 ADCRESULT13 Register (Offset = Dh) [Reset = 0000h]

ADCRESULT13 is shown in [Figure 12-34](#) and described in [Table 12-27](#).

Return to the [Summary Table](#).

ADC Result 13 Register

Figure 12-34. ADCRESULT13 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-27. ADCRESULT13 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 13 16-bit ADC result. After the ADC completes a conversion of SOC13, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.15 ADCRESULT14 Register (Offset = Eh) [Reset = 0000h]

ADCRESULT14 is shown in [Figure 12-35](#) and described in [Table 12-28](#).

Return to the [Summary Table](#).

ADC Result 14 Register

Figure 12-35. ADCRESULT14 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-28. ADCRESULT14 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 14 16-bit ADC result. After the ADC completes a conversion of SOC14, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.16 ADCRESULT15 Register (Offset = Fh) [Reset = 0000h]

ADCRESULT15 is shown in [Figure 12-36](#) and described in [Table 12-29](#).

Return to the [Summary Table](#).

ADC Result 15 Register

Figure 12-36. ADCRESULT15 Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESULT | | | | | | | |
| R-0h | | | | | | | |

Table 12-29. ADCRESULT15 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | RESULT | R | 0h | ADC Result 15 16-bit ADC result. After the ADC completes a conversion of SOC15, the digital result is placed in this bit field. Reset type: SYSRSn |

12.15.2.17 ADCPPB1RESULT Register (Offset = 10h) [Reset = 00000000h]

ADCPPB1RESULT is shown in [Figure 12-37](#) and described in [Table 12-30](#).

Return to the [Summary Table](#).

ADC Post Processing Block 1 Result Register

Figure 12-37. ADCPPB1RESULT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGN | | | | | | | | | | | | | | | PPBRESULT | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | | |

Table 12-30. ADCPPB1RESULT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-16 | SIGN | R | 0h | Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn |
| 15-0 | PPBRESULT | R | 0h | ADC Post Processing Block Result 1 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add a NOP instruction to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn |

12.15.2.18 ADCPPB2RESULT Register (Offset = 12h) [Reset = 00000000h]

ADCPPB2RESULT is shown in [Figure 12-38](#) and described in [Table 12-31](#).

Return to the [Summary Table](#).

ADC Post Processing Block 2 Result Register

Figure 12-38. ADCPPB2RESULT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGN | | | | | | | | | | | | | | | PPBRESULT | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | | |

Table 12-31. ADCPPB2RESULT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-16 | SIGN | R | 0h | <p>Sign Extended Bits. These bits reflect the same value as bit 16.</p> <p>NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12.</p> <p>Reset type: SYSRSn</p> |
| 15-0 | PPBRESULT | R | 0h | <p>ADC Post Processing Block Result 2</p> <p>The result of the offset/reference subtraction post conversion processing is stored in this register.</p> <p>This result is available 1 SYSCLK cycle after the associated ADCRESULT is available. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add a NOP instruction to ensure that the updated post conversion processing result has posted to the register.</p> <p>NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0.</p> <p>Reset type: SYSRSn</p> |

12.15.2.19 ADCPPB3RESULT Register (Offset = 14h) [Reset = 00000000h]

ADCPPB3RESULT is shown in [Figure 12-39](#) and described in [Table 12-32](#).

Return to the [Summary Table](#).

ADC Post Processing Block 3 Result Register

Figure 12-39. ADCPPB3RESULT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGN | | | | | | | | | | | | | | | PPBRESULT | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | | |

Table 12-32. ADCPPB3RESULT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-16 | SIGN | R | 0h | <p>Sign Extended Bits. These bits reflect the same value as bit 16.</p> <p>NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12.</p> <p>Reset type: SYSRSn</p> |
| 15-0 | PPBRESULT | R | 0h | <p>ADC Post Processing Block Result 3</p> <p>The result of the offset/reference subtraction post conversion processing is stored in this register.</p> <p>This result is available 1 SYSCLK cycle after the associated ADCRESULT is available. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add a NOP instruction to ensure that the updated post conversion processing result has posted to the register.</p> <p>NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0.</p> <p>Reset type: SYSRSn</p> |

12.15.2.20 ADCPPB4RESULT Register (Offset = 16h) [Reset = 00000000h]

ADCPPB4RESULT is shown in [Figure 12-40](#) and described in [Table 12-33](#).

Return to the [Summary Table](#).

ADC Post Processing Block 4 Result Register

Figure 12-40. ADCPPB4RESULT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGN | | | | | | | | | | | | | | | PPBRESULT | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R-0h | | | | | | | | | | | | | | | | |

Table 12-33. ADCPPB4RESULT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-16 | SIGN | R | 0h | Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn |
| 15-0 | PPBRESULT | R | 0h | ADC Post Processing Block Result 4 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available. If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add a NOP instruction to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn |

12.15.3 ADC_REGS Registers

Table 12-34 lists the memory-mapped registers for the ADC_REGS registers. All register offset addresses not listed in **Table 12-34** should be considered as reserved locations and the register contents should not be modified.

Table 12-34. ADC_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|--|------------------|---------|
| 0h | ADCCTL1 | ADC Control 1 Register | EALLOW | Go |
| 1h | ADCCTL2 | ADC Control 2 Register | EALLOW | Go |
| 2h | ADCBURSTCTL | ADC Burst Control Register | EALLOW | Go |
| 3h | ADCINTFLG | ADC Interrupt Flag Register | | Go |
| 4h | ADCINTFLGCLR | ADC Interrupt Flag Clear Register | | Go |
| 5h | ADCINTOVF | ADC Interrupt Overflow Register | | Go |
| 6h | ADCINTOVFCLR | ADC Interrupt Overflow Clear Register | | Go |
| 7h | ADCINTSEL1N2 | ADC Interrupt 1 and 2 Selection Register | EALLOW | Go |
| 8h | ADCINTSEL3N4 | ADC Interrupt 3 and 4 Selection Register | EALLOW | Go |
| 9h | ADCSOCPRICTL | ADC SOC Priority Control Register | EALLOW | Go |
| Ah | ADCINTSOCSEL1 | ADC Interrupt SOC Selection 1 Register | EALLOW | Go |
| Bh | ADCINTSOCSEL2 | ADC Interrupt SOC Selection 2 Register | EALLOW | Go |
| Ch | ADCSOCFLG1 | ADC SOC Flag 1 Register | | Go |
| Dh | ADCSOCFRC1 | ADC SOC Force 1 Register | | Go |
| Eh | ADCSOCOVF1 | ADC SOC Overflow 1 Register | | Go |
| Fh | ADCSOCOVFCLR1 | ADC SOC Overflow Clear 1 Register | | Go |
| 10h | ADCSOC0CTL | ADC SOC0 Control Register | EALLOW | Go |
| 12h | ADCSOC1CTL | ADC SOC1 Control Register | EALLOW | Go |
| 14h | ADCSOC2CTL | ADC SOC2 Control Register | EALLOW | Go |
| 16h | ADCSOC3CTL | ADC SOC3 Control Register | EALLOW | Go |
| 18h | ADCSOC4CTL | ADC SOC4 Control Register | EALLOW | Go |
| 1Ah | ADCSOC5CTL | ADC SOC5 Control Register | EALLOW | Go |
| 1Ch | ADCSOC6CTL | ADC SOC6 Control Register | EALLOW | Go |
| 1Eh | ADCSOC7CTL | ADC SOC7 Control Register | EALLOW | Go |
| 20h | ADCSOC8CTL | ADC SOC8 Control Register | EALLOW | Go |
| 22h | ADCSOC9CTL | ADC SOC9 Control Register | EALLOW | Go |
| 24h | ADCSOC10CTL | ADC SOC10 Control Register | EALLOW | Go |
| 26h | ADCSOC11CTL | ADC SOC11 Control Register | EALLOW | Go |
| 28h | ADCSOC12CTL | ADC SOC12 Control Register | EALLOW | Go |
| 2Ah | ADCSOC13CTL | ADC SOC13 Control Register | EALLOW | Go |
| 2Ch | ADCSOC14CTL | ADC SOC14 Control Register | EALLOW | Go |
| 2Eh | ADCSOC15CTL | ADC SOC15 Control Register | EALLOW | Go |
| 30h | ADCEVTSTAT | ADC Event Status Register | | Go |
| 32h | ADCEVTCLR | ADC Event Clear Register | | Go |
| 34h | ADCEVTSEL | ADC Event Selection Register | EALLOW | Go |
| 36h | ADCEVTINTSEL | ADC Event Interrupt Selection Register | EALLOW | Go |
| 38h | ADCOSDETECT | ADC Open and Shorts Detect Register | EALLOW | Go |
| 39h | ADCCOUNTER | ADC Counter Register | | Go |
| 3Ah | ADCREV | ADC Revision Register | | Go |
| 3Bh | ADCOFFTRIM | ADC Offset Trim Register | EALLOW | Go |

Table 12-34. ADC_REGS Registers (continued)

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|---|------------------|---------|
| 40h | ADCPPB1CONFIG | ADC PPB1 Config Register | EALLOW | Go |
| 41h | ADCPPB1STAMP | ADC PPB1 Sample Delay Time Stamp Register | | Go |
| 42h | ADCPPB1OFFCAL | ADC PPB1 Offset Calibration Register | EALLOW | Go |
| 43h | ADCPPB1OFFREF | ADC PPB1 Offset Reference Register | | Go |
| 44h | ADCPPB1TRIPHI | ADC PPB1 Trip High Register | EALLOW | Go |
| 46h | ADCPPB1TRIPLO | ADC PPB1 Trip Low/Trigger Time Stamp Register | EALLOW | Go |
| 48h | ADCPPB2CONFIG | ADC PPB2 Config Register | EALLOW | Go |
| 49h | ADCPPB2STAMP | ADC PPB2 Sample Delay Time Stamp Register | | Go |
| 4Ah | ADCPPB2OFFCAL | ADC PPB2 Offset Calibration Register | EALLOW | Go |
| 4Bh | ADCPPB2OFFREF | ADC PPB2 Offset Reference Register | | Go |
| 4Ch | ADCPPB2TRIPHI | ADC PPB2 Trip High Register | EALLOW | Go |
| 4Eh | ADCPPB2TRIPLO | ADC PPB2 Trip Low/Trigger Time Stamp Register | EALLOW | Go |
| 50h | ADCPPB3CONFIG | ADC PPB3 Config Register | EALLOW | Go |
| 51h | ADCPPB3STAMP | ADC PPB3 Sample Delay Time Stamp Register | | Go |
| 52h | ADCPPB3OFFCAL | ADC PPB3 Offset Calibration Register | EALLOW | Go |
| 53h | ADCPPB3OFFREF | ADC PPB3 Offset Reference Register | | Go |
| 54h | ADCPPB3TRIPHI | ADC PPB3 Trip High Register | EALLOW | Go |
| 56h | ADCPPB3TRIPLO | ADC PPB3 Trip Low/Trigger Time Stamp Register | EALLOW | Go |
| 58h | ADCPPB4CONFIG | ADC PPB4 Config Register | EALLOW | Go |
| 59h | ADCPPB4STAMP | ADC PPB4 Sample Delay Time Stamp Register | | Go |
| 5Ah | ADCPPB4OFFCAL | ADC PPB4 Offset Calibration Register | EALLOW | Go |
| 5Bh | ADCPPB4OFFREF | ADC PPB4 Offset Reference Register | | Go |
| 5Ch | ADCPPB4TRIPHI | ADC PPB4 Trip High Register | EALLOW | Go |
| 5Eh | ADCPPB4TRIPLO | ADC PPB4 Trip Low/Trigger Time Stamp Register | EALLOW | Go |
| 6Fh | ADCINTCYCLE | ADC Early Interrupt Generation Cycle | EALLOW | Go |
| 72h | ADCINLTRIM2 | ADC Linearity Trim 2 Register | EALLOW | Go |
| 74h | ADCINLTRIM3 | ADC Linearity Trim 3 Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. [Table 12-35](#) shows the codes that are used for access types in this section.

Table 12-35. ADC_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |

Table 12-35. ADC_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|-------------|------|--|
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

12.15.3.1 ADCCTL1 Register (Offset = 0h) [Reset = 0000h]

ADCCTL1 is shown in [Figure 12-41](#) and described in [Table 12-36](#).

[Return to the Summary Table.](#)

ADC Control 1 Register

Figure 12-41. ADCCTL1 Register

| | | | | | | | |
|----------|----------|--------|----------|-------------|-----------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | ADCBSY | RESERVED | | ADCBSYCHN | | |
| R-0h | | R-0h | R-0h | | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCPWDNZ | RESERVED | | | INTPULSEPOS | RESERVED | | |
| R/W-0h | | R-0h | | | R/W-0h | | R-0h |

Table 12-36. ADCCTL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | ADCBSY | R | 0h | ADC Busy. Set when ADC SOC is generated, cleared by hardware four ADC clocks after negative edge of S/H pulse. Used by the ADC state machine to determine if ADC is available to sample. 0 ADC is available to sample next channel 1 ADC is busy and cannot sample another channel Reset type: SYSRSn |
| 12 | RESERVED | R | 0h | Reserved |
| 11-8 | ADCBSYCHN | R | 0h | ADC Busy Channel. Set when an ADC Start of Conversion (SOC) is generated. When ADCBSY=0: holds the value of the last converted SOC When ADCBSY=1: reflects the SOC currently being processed 0h SOC0 is currently processing or was last SOC converted 1h SOC1 is currently processing or was last SOC converted 2h SOC2 is currently processing or was last SOC converted 3h SOC3 is currently processing or was last SOC converted 4h SOC4 is currently processing or was last SOC converted 5h SOC5 is currently processing or was last SOC converted 6h SOC6 is currently processing or was last SOC converted 7h SOC7 is currently processing or was last SOC converted 8h SOC8 is currently processing or was last SOC converted 9h SOC9 is currently processing or was last SOC converted Ah SOC10 is currently processing or was last SOC converted Bh SOC11 is currently processing or was last SOC converted Ch SOC12 is currently processing or was last SOC converted Dh SOC13 is currently processing or was last SOC converted Eh SOC14 is currently processing or was last SOC converted Fh SOC15 is currently processing or was last SOC converted Reset type: SYSRSn |
| 7 | ADCPWDNZ | R/W | 0h | ADC Power Down (active low). This bit controls the power up and power down of all the analog circuitry inside the analog core. 0 All analog circuitry inside the core is powered down 1 All analog circuitry inside the core is powered up Reset type: SYSRSn |
| 6-3 | RESERVED | R | 0h | Reserved |
| 2 | INTPULSEPOS | R/W | 0h | ADC Interrupt Pulse Position. 0 Interrupt pulse generation occurs when ADC begins conversion (at the end of the acquisition window) plus a number of SYSCLK cycles as specified in the ADCINTCYCLE.OFFSET register. 1 Interrupt pulse generation occurs at the end of the conversion, 1 cycle prior to the ADC result latching into its result register Reset type: SYSRSn |

Table 12-36. ADCCTL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|-------------|
| 1-0 | RESERVED | R | 0h | Reserved |

12.15.3.2 ADCCTL2 Register (Offset = 1h) [Reset = 0000h]

ADCCTL2 is shown in [Figure 12-42](#) and described in [Table 12-37](#).

Return to the [Summary Table](#).

ADC Control 2 Register

Figure 12-42. ADCCTL2 Register

| | | | | | | | |
|----------|----------|----------|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | RESERVED | | | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | | PRESCALE | | | |
| R/W-0h | R/W-0h | R-0h | | R/W-0h | | | |

Table 12-37. ADCCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5-4 | RESERVED | R | 0h | Reserved |
| 3-0 | PRESCALE | R/W | 0h | ADC Clock Prescaler. 0000 ADCCLK = Input Clock / 1.0 0001 Invalid 0010 ADCCLK = Input Clock / 2.0 0011 ADCCLK = Input Clock / 2.5 0100 ADCCLK = Input Clock / 3.0 0101 ADCCLK = Input Clock / 3.5 0110 ADCCLK = Input Clock / 4.0 0111 ADCCLK = Input Clock / 4.5 1000 ADCCLK = Input Clock / 5.0 1001 ADCCLK = Input Clock / 5.5 1010 ADCCLK = Input Clock / 6.0 1011 ADCCLK = Input Clock / 6.5 1100 ADCCLK = Input Clock / 7.0 1101 ADCCLK = Input Clock / 7.5 1110 ADCCLK = Input Clock / 8.0 1111 ADCCLK = Input Clock / 8.5 Reset type: SYSRSn |

12.15.3.3 ADCBURSTCTL Register (Offset = 2h) [Reset = 0000h]

ADCBURSTCTL is shown in [Figure 12-43](#) and described in [Table 12-38](#).

Return to the [Summary Table](#).

ADC Burst Control Register

Figure 12-43. ADCBURSTCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----|----------|----|--------------|-----------|---|---|
| BURSTEN | | RESERVED | | | BURSTSIZE | | |
| R/W-0h | | R-0h | | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | BURSTTRIGSEL | | | |
| R-0h | | | | R/W-0h | | | |

Table 12-38. ADCBURSTCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 15 | BURSTEN | R/W | 0h | SOC Burst Mode Enable. This bit enables the SOC Burst Mode of operation. 0 Burst mode is disabled. 1 Burst mode is enabled. Reset type: SYSRSn |
| 14-12 | RESERVED | R | 0h | Reserved |
| 11-8 | BURSTSIZE | R/W | 0h | SOC Burst Size Select. This bit field determines how many SOCs are converted when a burst conversion sequence is started. The first SOC converted is defined by the round robin pointer, which is advanced as each SOC is converted. 0h 1 SOC converted 1h 2 SOCs converted 2h 3 SOCs converted 3h 4 SOCs converted 4h 5 SOCs converted 5h 6 SOCs converted 6h 7 SOCs converted 7h 8 SOCs converted 8h 9 SOCs converted 9h 10 SOCs converted Ah 11 SOCs converted Bh 12 SOCs converted Ch 13 SOCs converted Dh 14 SOCs converted Eh 15 SOCs converted Fh 16 SOCs converted Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |

Table 12-38. ADCBURSTCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|---|
| 5-0 | BURSTTRIGSEL | R/W | 0h | <p>SOC Burst Trigger Source Select. Configures which trigger will start a burst conversion sequence.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h BURSTTRIG0 - Software only 01h BURSTTRIG1 - CPU1 Timer 0, TINT0n 02h BURSTTRIG2 - CPU1 Timer 1, TINT1n 03h BURSTTRIG3 - CPU1 Timer 2, TINT2n 04h BURSTTRIG4 - GPIO, Input X-Bar INPUT5 05h BURSTTRIG5 - ePWM1, ADCSOCA 06h BURSTTRIG6 - ePWM1, ADCSOCB 07h BURSTTRIG7 - ePWM2, ADCSOCA 08h BURSTTRIG8 - ePWM2, ADCSOCB 09h BURSTTRIG9 - ePWM3, ADCSOCA 0Ah BURSTTRIG10 - ePWM3, ADCSOCB 0Bh BURSTTRIG11 - ePWM4, ADCSOCA 0Ch BURSTTRIG12 - ePWM4, ADCSOCB 0Dh BURSTTRIG13 - ePWM5, ADCSOCA 0Eh BURSTTRIG14 - ePWM5, ADCSOCB 0Fh BURSTTRIG15 - ePWM6, ADCSOCA 10h BURSTTRIG16 - ePWM6, ADCSOCB 11h BURSTTRIG17 - ePWM7, ADCSOCA 12h BURSTTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn </p> |

12.15.3.4 ADCINTFLG Register (Offset = 3h) [Reset = 0000h]

ADCINTFLG is shown in Figure 12-44 and described in Table 12-39.

Return to the [Summary Table](#).

ADC Interrupt Flag Register

Figure 12-44. ADCINTFLG Register

| | | | | | | | |
|----------|----|----|----|---------|---------|---------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | ADCINT4 | ADCINT3 | ADCINT2 | ADCINT1 |
| R-0h | | | | R-0h | R-0h | R-0h | R-0h |

Table 12-39. ADCINTFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | ADCINT4 | R | 0h | ADC Interrupt 4 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear. 0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register. Reset type: SYSRSn |
| 2 | ADCINT3 | R | 0h | ADC Interrupt 3 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear. 0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register. Reset type: SYSRSn |
| 1 | ADCINT2 | R | 0h | ADC Interrupt 2 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear. 0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register. Reset type: SYSRSn |

Table 12-39. ADCINTFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 0 | ADCINT1 | R | 0h | <p>ADC Interrupt 1 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated</p> <p>1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set.</p> <p>If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p> |

12.15.3.5 ADCINTFLGCLR Register (Offset = 4h) [Reset = 0000h]

ADCINTFLGCLR is shown in [Figure 12-45](#) and described in [Table 12-40](#).

Return to the [Summary Table](#).

ADC Interrupt Flag Clear Register

Figure 12-45. ADCINTFLGCLR Register

| | | | | | | | |
|----------|----|----|----|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | ADCINT4 | ADCINT3 | ADCINT2 | ADCINT1 |
| R-0h | | | | R-0/W1C-0h | R-0/W1C-0h | R-0/W1C-0h | R-0/W1C-0h |

Table 12-40. ADCINTFLGCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | ADCINT4 | R-0/W1C | 0h | ADC Interrupt 4 Flag Clear. Reads return 0. 0 No action 1 Clears respective flag bit in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn |
| 2 | ADCINT3 | R-0/W1C | 0h | ADC Interrupt 3 Flag Clear. Reads return 0. 0 No action 1 Clears respective flag bit in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn |
| 1 | ADCINT2 | R-0/W1C | 0h | ADC Interrupt 2 Flag Clear. Reads return 0. 0 No action 1 Clears respective flag bit in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn |
| 0 | ADCINT1 | R-0/W1C | 0h | ADC Interrupt 1 Flag Clear. Reads return 0. 0 No action 1 Clears respective flag bit in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn |

12.15.3.6 ADCINTOVF Register (Offset = 5h) [Reset = 0000h]

ADCINTOVF is shown in Figure 12-46 and described in Table 12-41.

Return to the [Summary Table](#).

ADC Interrupt Overflow Register

Figure 12-46. ADCINTOVF Register

| | | | | | | | |
|----------|----|----|----|---------|---------|---------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | ADCINT4 | ADCINT3 | ADCINT2 | ADCINT1 |
| R-0h | | | | R-0h | R-0h | R-0h | R-0h |

Table 12-41. ADCINTOVF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | ADCINT4 | R | 0h | <p>ADC Interrupt 4 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected. 1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p> |
| 2 | ADCINT3 | R | 0h | <p>ADC Interrupt 3 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected. 1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p> |
| 1 | ADCINT2 | R | 0h | <p>ADC Interrupt 2 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected. 1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p> |
| 0 | ADCINT1 | R | 0h | <p>ADC Interrupt 1 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected. 1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p> |

12.15.3.7 ADCINTOVFCLR Register (Offset = 6h) [Reset = 0000h]

ADCINTOVFCLR is shown in [Figure 12-47](#) and described in [Table 12-42](#).

Return to the [Summary Table](#).

ADC Interrupt Overflow Clear Register

Figure 12-47. ADCINTOVFCLR Register

| | | | | | | | |
|----------|----|----|----|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | ADCINT4 | ADCINT3 | ADCINT2 | ADCINT1 |
| R-0h | | | | R-0/W1C-0h | R-0/W1C-0h | R-0/W1C-0h | R-0/W1C-0h |

Table 12-42. ADCINTOVFCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-4 | RESERVED | R | 0h | Reserved |
| 3 | ADCINT4 | R-0/W1C | 0h | ADC Interrupt 4 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn |
| 2 | ADCINT3 | R-0/W1C | 0h | ADC Interrupt 3 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn |
| 1 | ADCINT2 | R-0/W1C | 0h | ADC Interrupt 2 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn |
| 0 | ADCINT1 | R-0/W1C | 0h | ADC Interrupt 1 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn |

12.15.3.8 ADCINTSEL1N2 Register (Offset = 7h) [Reset = 0000h]

ADCINTSEL1N2 is shown in [Figure 12-48](#) and described in [Table 12-43](#).

Return to the [Summary Table](#).

ADC Interrupt 1 and 2 Selection Register

Figure 12-48. ADCINTSEL1N2 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|--------|----------|----|---------|---|---|
| RESERVED | INT2CONT | INT2E | RESERVED | | INT2SEL | | |
| R-0h | R/W-0h | R/W-0h | R-0h | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | INT1CONT | INT1E | RESERVED | | INT1SEL | | |
| R-0h | R/W-0h | R/W-0h | R-0h | | R/W-0h | | |

Table 12-43. ADCINTSEL1N2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | INT2CONT | R/W | 0h | ADCINT2 Continue to Interrupt Mode 0 No further ADCINT2 pulses are generated until ADCINT2 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT2 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn |
| 13 | INT2E | R/W | 0h | ADCINT2 Interrupt Enable 0 ADCINT2 is disabled 1 ADCINT2 is enabled Reset type: SYSRSn |
| 12 | RESERVED | R | 0h | Reserved |
| 11-8 | INT2SEL | R/W | 0h | ADCINT2 EOC Source Select 0h EOC0 is trigger for ADCINT2 1h EOC1 is trigger for ADCINT2 2h EOC2 is trigger for ADCINT2 3h EOC3 is trigger for ADCINT2 4h EOC4 is trigger for ADCINT2 5h EOC5 is trigger for ADCINT2 6h EOC6 is trigger for ADCINT2 7h EOC7 is trigger for ADCINT2 8h EOC8 is trigger for ADCINT2 9h EOC9 is trigger for ADCINT2 Ah EOC10 is trigger for ADCINT2 Bh EOC11 is trigger for ADCINT2 Ch EOC12 is trigger for ADCINT2 Dh EOC13 is trigger for ADCINT2 Eh EOC14 is trigger for ADCINT2 Fh EOC15 is trigger for ADCINT2 Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | INT1CONT | R/W | 0h | ADCINT1 Continue to Interrupt Mode 0 No further ADCINT1 pulses are generated until ADCINT1 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT1 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn |
| 5 | INT1E | R/W | 0h | ADCINT1 Interrupt Enable 0 ADCINT1 is disabled 1 ADCINT1 is enabled Reset type: SYSRSn |

Table 12-43. ADCINTSEL1N2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 4 | RESERVED | R | 0h | Reserved |
| 3-0 | INT1SEL | R/W | 0h | ADCINT1 EOC Source Select 0h EOC0 is trigger for ADCINT1 1h EOC1 is trigger for ADCINT1 2h EOC2 is trigger for ADCINT1 3h EOC3 is trigger for ADCINT1 4h EOC4 is trigger for ADCINT1 5h EOC5 is trigger for ADCINT1 6h EOC6 is trigger for ADCINT1 7h EOC7 is trigger for ADCINT1 8h EOC8 is trigger for ADCINT1 9h EOC9 is trigger for ADCINT1 Ah EOC10 is trigger for ADCINT1 Bh EOC11 is trigger for ADCINT1 Ch EOC12 is trigger for ADCINT1 Dh EOC13 is trigger for ADCINT1 Eh EOC14 is trigger for ADCINT1 Fh EOC15 is trigger for ADCINT1 Reset type: SYSRSn |

12.15.3.9 ADCINTSEL3N4 Register (Offset = 8h) [Reset = 0000h]

ADCINTSEL3N4 is shown in [Figure 12-49](#) and described in [Table 12-44](#).

Return to the [Summary Table](#).

ADC Interrupt 3 and 4 Selection Register

Figure 12-49. ADCINTSEL3N4 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|--------|----------|----|---------|---|---|
| RESERVED | INT4CONT | INT4E | RESERVED | | INT4SEL | | |
| R-0h | R/W-0h | R/W-0h | R-0h | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | INT3CONT | INT3E | RESERVED | | INT3SEL | | |
| R-0h | R/W-0h | R/W-0h | R-0h | | R/W-0h | | |

Table 12-44. ADCINTSEL3N4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | INT4CONT | R/W | 0h | ADCINT4 Continue to Interrupt Mode 0 No further ADCINT4 pulses are generated until ADCINT4 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT4 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn |
| 13 | INT4E | R/W | 0h | ADCINT4 Interrupt Enable 0 ADCINT4 is disabled 1 ADCINT4 is enabled Reset type: SYSRSn |
| 12 | RESERVED | R | 0h | Reserved |
| 11-8 | INT4SEL | R/W | 0h | ADCINT4 EOC Source Select 0h EOC0 is trigger for ADCINT4 1h EOC1 is trigger for ADCINT4 2h EOC2 is trigger for ADCINT4 3h EOC3 is trigger for ADCINT4 4h EOC4 is trigger for ADCINT4 5h EOC5 is trigger for ADCINT4 6h EOC6 is trigger for ADCINT4 7h EOC7 is trigger for ADCINT4 8h EOC8 is trigger for ADCINT4 9h EOC9 is trigger for ADCINT4 Ah EOC10 is trigger for ADCINT4 Bh EOC11 is trigger for ADCINT4 Ch EOC12 is trigger for ADCINT4 Dh EOC13 is trigger for ADCINT4 Eh EOC14 is trigger for ADCINT4 Fh EOC15 is trigger for ADCINT4 Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | INT3CONT | R/W | 0h | ADCINT3 Continue to Interrupt Mode 0 No further ADCINT3 pulses are generated until ADCINT3 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT3 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn |
| 5 | INT3E | R/W | 0h | ADCINT3 Interrupt Enable 0 ADCINT3 is disabled 1 ADCINT3 is enabled Reset type: SYSRSn |

Table 12-44. ADCINTSEL3N4 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 4 | RESERVED | R | 0h | Reserved |
| 3-0 | INT3SEL | R/W | 0h | ADCINT3 EOC Source Select 0h EOC0 is trigger for ADCINT3 1h EOC1 is trigger for ADCINT3 2h EOC2 is trigger for ADCINT3 3h EOC3 is trigger for ADCINT3 4h EOC4 is trigger for ADCINT3 5h EOC5 is trigger for ADCINT3 6h EOC6 is trigger for ADCINT3 7h EOC7 is trigger for ADCINT3 8h EOC8 is trigger for ADCINT3 9h EOC9 is trigger for ADCINT3 Ah EOC10 is trigger for ADCINT3 Bh EOC11 is trigger for ADCINT3 Ch EOC12 is trigger for ADCINT3 Dh EOC13 is trigger for ADCINT3 Eh EOC14 is trigger for ADCINT3 Fh EOC15 is trigger for ADCINT3 Reset type: SYSRSn |

12.15.3.10 ADCSOCPRICL Register (Offset = 9h) [Reset = 0200h]

ADCSOCPRICL is shown in [Figure 12-50](#) and described in [Table 12-45](#).

Return to the [Summary Table](#).

ADC SOC Priority Control Register

Figure 12-50. ADCSOCPRICL Register

| | | | | | | | |
|-----------|----|-------------|----|----|----|-----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | RRPOINTER | |
| R-0h | | | | | | R-10h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RRPOINTER | | SOCPRIORITY | | | | | |
| R-10h | | | | | | R/W-0h | |

Table 12-45. ADCSOCPRICL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-5 | RRPOINTER | R | 10h | Round Robin Pointer. Holds the value of the last converted round robin SOCx to be used by the round robin scheme to determine order of conversions. 00h SOC0 was last round robin SOC to convert, SOC1 is highest round robin priority. 01h SOC1 was last round robin SOC to convert, SOC2 is highest round robin priority. 02h SOC2 was last round robin SOC to convert, SOC3 is highest round robin priority. 03h SOC3 was last round robin SOC to convert, SOC4 is highest round robin priority. 04h SOC4 was last round robin SOC to convert, SOC5 is highest round robin priority. 05h SOC5 was last round robin SOC to convert, SOC6 is highest round robin priority. 06h SOC6 was last round robin SOC to convert, SOC7 is highest round robin priority. 07h SOC7 was last round robin SOC to convert, SOC8 is highest round robin priority. 08h SOC8 was last round robin SOC to convert, SOC9 is highest round robin priority. 09h SOC9 was last round robin SOC to convert, SOC10 is highest round robin priority. 0Ah SOC10 was last round robin SOC to convert, SOC11 is highest round robin priority. 0Bh SOC11 was last round robin SOC to convert, SOC12 is highest round robin priority. 0Ch SOC12 was last round robin SOC to convert, SOC13 is highest round robin priority. 0Dh SOC13 was last round robin SOC to convert, SOC14 is highest round robin priority. 0Eh SOC14 was last round robin SOC to convert, SOC15 is highest round robin priority. 0Fh SOC15 was last round robin SOC to convert, SOC0 is highest round robin priority. 10h Reset value to indicate no SOC has been converted. SOC0 is highest round robin priority. Set to this value when the ADC module is reset by SOFTPRES or when the ADCSOCPRICL register is written. In the latter case, if a conversion is currently in progress, it will complete and then the new priority will take effect. Others Invalid value. Reset type: SYSRSn |

Table 12-45. ADCSOCPRICTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|--|
| 4-0 | SOC_PRIORITY | R/W | 0h | <p>SOC Priority</p> <p>Determines the cutoff point for priority mode and round robin arbitration for SOCx</p> <p>00h SOC priority is handled in round robin mode for all channels.</p> <p>01h SOC0 is high priority, rest of channels are in round robin mode.</p> <p>02h SOC0-SOC1 are high priority, SOC2-SOC15 are in round robin mode.</p> <p>03h SOC0-SOC2 are high priority, SOC3-SOC15 are in round robin mode.</p> <p>04h SOC0-SOC3 are high priority, SOC4-SOC15 are in round robin mode.</p> <p>05h SOC0-SOC4 are high priority, SOC5-SOC15 are in round robin mode.</p> <p>06h SOC0-SOC5 are high priority, SOC6-SOC15 are in round robin mode.</p> <p>07h SOC0-SOC6 are high priority, SOC7-SOC15 are in round robin mode.</p> <p>08h SOC0-SOC7 are high priority, SOC8-SOC15 are in round robin mode.</p> <p>09h SOC0-SOC8 are high priority, SOC9-SOC15 are in round robin mode.</p> <p>0Ah SOC0-SOC9 are high priority, SOC10-SOC15 are in round robin mode.</p> <p>0Bh SOC0-SOC10 are high priority, SOC11-SOC15 are in round robin mode.</p> <p>0Ch SOC0-SOC11 are high priority, SOC12-SOC15 are in round robin mode.</p> <p>0Dh SOC0-SOC12 are high priority, SOC13-SOC15 are in round robin mode.</p> <p>0Eh SOC0-SOC13 are high priority, SOC14-SOC15 are in round robin mode.</p> <p>0Fh SOC0-SOC14 are high priority, SOC15 is in round robin mode.</p> <p>10h All SOCs are in high priority mode, arbitrated by SOC number.</p> <p>Others Invalid selection.</p> <p>Reset type: SYSRSn</p> |

12.15.3.11 ADCINTSOCSEL1 Register (Offset = Ah) [Reset = 0000h]

ADCINTSOCSEL1 is shown in [Figure 12-51](#) and described in [Table 12-46](#).

Return to the [Summary Table](#).

ADC Interrupt SOC Selection 1 Register

Figure 12-51. ADCINTSOCSEL1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|----|--------|----|--------|----|--------|---|
| SOC7 | | SOC6 | | SOC5 | | SOC4 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOC3 | | SOC2 | | SOC1 | | SOC0 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 12-46. ADCINTSOCSEL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 15-14 | SOC7 | R/W | 0h | SOC7 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC7. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC7. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC7. 10 ADCINT2 will trigger SOC7. 11 Invalid selection. Reset type: SYSRSn |
| 13-12 | SOC6 | R/W | 0h | SOC6 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC6. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC6. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC6. 10 ADCINT2 will trigger SOC6. 11 Invalid selection. Reset type: SYSRSn |
| 11-10 | SOC5 | R/W | 0h | SOC5 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC5. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC5. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC5. 10 ADCINT2 will trigger SOC5. 11 Invalid selection. Reset type: SYSRSn |
| 9-8 | SOC4 | R/W | 0h | SOC4 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC4. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC4. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC4. 10 ADCINT2 will trigger SOC4. 11 Invalid selection. Reset type: SYSRSn |

Table 12-46. ADCINTSOCSEL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 7-6 | SOC3 | R/W | 0h | SOC3 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC3. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC3. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC3. 10 ADCINT2 will trigger SOC3. 11 Invalid selection. Reset type: SYSRSn |
| 5-4 | SOC2 | R/W | 0h | SOC2 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC2. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC2. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC2. 10 ADCINT2 will trigger SOC2. 11 Invalid selection. Reset type: SYSRSn |
| 3-2 | SOC1 | R/W | 0h | SOC1 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC1. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC1. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC1. 10 ADCINT2 will trigger SOC1. 11 Invalid selection. Reset type: SYSRSn |
| 1-0 | SOC0 | R/W | 0h | SOC0 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC0. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC0. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC0. 10 ADCINT2 will trigger SOC0. 11 Invalid selection. Reset type: SYSRSn |

12.15.3.12 ADCINTSOCSEL2 Register (Offset = Bh) [Reset = 0000h]

ADCINTSOCSEL2 is shown in [Figure 12-52](#) and described in [Table 12-47](#).

Return to the [Summary Table](#).

ADC Interrupt SOC Selection 2 Register

Figure 12-52. ADCINTSOCSEL2 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|----|--------|----|--------|----|--------|---|
| SOC15 | | SOC14 | | SOC13 | | SOC12 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOC11 | | SOC10 | | SOC9 | | SOC8 | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 12-47. ADCINTSOCSEL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 15-14 | SOC15 | R/W | 0h | SOC15 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC15. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC15. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC15. 10 ADCINT2 will trigger SOC15. 11 Invalid selection. Reset type: SYSRSn |
| 13-12 | SOC14 | R/W | 0h | SOC14 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC14. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC14. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC14. 10 ADCINT2 will trigger SOC14. 11 Invalid selection. Reset type: SYSRSn |
| 11-10 | SOC13 | R/W | 0h | SOC13 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC13. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC13. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC13. 10 ADCINT2 will trigger SOC13. 11 Invalid selection. Reset type: SYSRSn |
| 9-8 | SOC12 | R/W | 0h | SOC12 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC12. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC12. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC12. 10 ADCINT2 will trigger SOC12. 11 Invalid selection. Reset type: SYSRSn |

Table 12-47. ADCINTSOCSEL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 7-6 | SOC11 | R/W | 0h | SOC11 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC11. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC11. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC11. 10 ADCINT2 will trigger SOC11. 11 Invalid selection. Reset type: SYSRSn |
| 5-4 | SOC10 | R/W | 0h | SOC10 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC10. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC10. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC10. 10 ADCINT2 will trigger SOC10. 11 Invalid selection. Reset type: SYSRSn |
| 3-2 | SOC9 | R/W | 0h | SOC9 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC9. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC9. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC9. 10 ADCINT2 will trigger SOC9. 11 Invalid selection. Reset type: SYSRSn |
| 1-0 | SOC8 | R/W | 0h | SOC8 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC8. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC8. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC8. 10 ADCINT2 will trigger SOC8. 11 Invalid selection. Reset type: SYSRSn |

12.15.3.13 ADCSOCFLG1 Register (Offset = Ch) [Reset = 0000h]

ADCSOCFLG1 is shown in [Figure 12-53](#) and described in [Table 12-48](#).

Return to the [Summary Table](#).

ADC SOC Flag 1 Register

Figure 12-53. ADCSOCFLG1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|-------|-------|-------|-------|-------|------|------|
| SOC15 | SOC14 | SOC13 | SOC12 | SOC11 | SOC10 | SOC9 | SOC8 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOC7 | SOC6 | SOC5 | SOC4 | SOC3 | SOC2 | SOC1 | SOC0 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 12-48. ADCSOCFLG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 15 | SOC15 | R | 0h | SOC15 Start of Conversion Flag. Indicates the state of SOC15 conversions. 0 No sample pending for SOC15. 1 Trigger has been received and sample is pending for SOC15. This bit will be automatically cleared when the SOC15 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 14 | SOC14 | R | 0h | SOC14 Start of Conversion Flag. Indicates the state of SOC14 conversions. 0 No sample pending for SOC14. 1 Trigger has been received and sample is pending for SOC14. This bit will be automatically cleared when the SOC14 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 13 | SOC13 | R | 0h | SOC13 Start of Conversion Flag. Indicates the state of SOC13 conversions. 0 No sample pending for SOC13. 1 Trigger has been received and sample is pending for SOC13. This bit will be automatically cleared when the SOC13 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |

Table 12-48. ADCSOCFLG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 12 | SOC12 | R | 0h | SOC12 Start of Conversion Flag. Indicates the state of SOC12 conversions. 0 No sample pending for SOC12. 1 Trigger has been received and sample is pending for SOC12. This bit will be automatically cleared when the SOC12 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 11 | SOC11 | R | 0h | SOC11 Start of Conversion Flag. Indicates the state of SOC11 conversions. 0 No sample pending for SOC11. 1 Trigger has been received and sample is pending for SOC11. This bit will be automatically cleared when the SOC11 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 10 | SOC10 | R | 0h | SOC10 Start of Conversion Flag. Indicates the state of SOC10 conversions. 0 No sample pending for SOC10. 1 Trigger has been received and sample is pending for SOC10. This bit will be automatically cleared when the SOC10 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 9 | SOC9 | R | 0h | SOC9 Start of Conversion Flag. Indicates the state of SOC9 conversions. 0 No sample pending for SOC9. 1 Trigger has been received and sample is pending for SOC9. This bit will be automatically cleared when the SOC9 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 8 | SOC8 | R | 0h | SOC8 Start of Conversion Flag. Indicates the state of SOC8 conversions. 0 No sample pending for SOC8. 1 Trigger has been received and sample is pending for SOC8. This bit will be automatically cleared when the SOC8 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |

Table 12-48. ADCSOCFLG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 7 | SOC7 | R | 0h | SOC7 Start of Conversion Flag. Indicates the state of SOC7 conversions. 0 No sample pending for SOC7. 1 Trigger has been received and sample is pending for SOC7. This bit will be automatically cleared when the SOC7 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 6 | SOC6 | R | 0h | SOC6 Start of Conversion Flag. Indicates the state of SOC6 conversions. 0 No sample pending for SOC6. 1 Trigger has been received and sample is pending for SOC6. This bit will be automatically cleared when the SOC6 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 5 | SOC5 | R | 0h | SOC5 Start of Conversion Flag. Indicates the state of SOC5 conversions. 0 No sample pending for SOC5. 1 Trigger has been received and sample is pending for SOC5. This bit will be automatically cleared when the SOC5 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 4 | SOC4 | R | 0h | SOC4 Start of Conversion Flag. Indicates the state of SOC4 conversions. 0 No sample pending for SOC4. 1 Trigger has been received and sample is pending for SOC4. This bit will be automatically cleared when the SOC4 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |
| 3 | SOC3 | R | 0h | SOC3 Start of Conversion Flag. Indicates the state of SOC3 conversions. 0 No sample pending for SOC3. 1 Trigger has been received and sample is pending for SOC3. This bit will be automatically cleared when the SOC3 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not. Reset type: SYSRSn |

Table 12-48. ADCSOCFLG1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 2 | SOC2 | R | 0h | <p>SOC2 Start of Conversion Flag. Indicates the state of SOC2 conversions.</p> <p>0 No sample pending for SOC2.</p> <p>1 Trigger has been received and sample is pending for SOC2. This bit will be automatically cleared when the SOC2 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 1 | SOC1 | R | 0h | <p>SOC1 Start of Conversion Flag. Indicates the state of SOC1 conversions.</p> <p>0 No sample pending for SOC1.</p> <p>1 Trigger has been received and sample is pending for SOC1. This bit will be automatically cleared when the SOC1 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 0 | SOC0 | R | 0h | <p>SOC0 Start of Conversion Flag. Indicates the state of SOC0 conversions.</p> <p>0 No sample pending for SOC0.</p> <p>1 Trigger has been received and sample is pending for SOC0. This bit will be automatically cleared when the SOC0 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |

12.15.3.14 ADCSOCFRC1 Register (Offset = Dh) [Reset = 0000h]

ADCSOCFRC1 is shown in [Figure 12-54](#) and described in [Table 12-49](#).

Return to the [Summary Table](#).

ADC SOC Force 1 Register

Figure 12-54. ADCSOCFRC1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| SOC15 | SOC14 | SOC13 | SOC12 | SOC11 | SOC10 | SOC9 | SOC8 |
| R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOC7 | SOC6 | SOC5 | SOC4 | SOC3 | SOC2 | SOC1 | SOC0 |
| R-0/W1S-0h |

Table 12-49. ADCSOCFRC1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|---|
| 15 | SOC15 | R-0/W1S | 0h | <p>SOC15 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC15 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC15 flag bit to 1. This will cause a conversion to start once priority is given to SOC15.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC15 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 14 | SOC14 | R-0/W1S | 0h | <p>SOC14 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC14 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC14 flag bit to 1. This will cause a conversion to start once priority is given to SOC14.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC14 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 13 | SOC13 | R-0/W1S | 0h | <p>SOC13 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC13 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC13 flag bit to 1. This will cause a conversion to start once priority is given to SOC13.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC13 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |

Table 12-49. ADCSOCFRC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|---|
| 12 | SOC12 | R-0/W1S | 0h | <p>SOC12 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC12 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC12 flag bit to 1. This will cause a conversion to start once priority is given to SOC12.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC12 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 11 | SOC11 | R-0/W1S | 0h | <p>SOC11 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC11 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC11 flag bit to 1. This will cause a conversion to start once priority is given to SOC11.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC11 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 10 | SOC10 | R-0/W1S | 0h | <p>SOC10 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC10 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC10 flag bit to 1. This will cause a conversion to start once priority is given to SOC10.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC10 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 9 | SOC9 | R-0/W1S | 0h | <p>SOC9 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC9 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC9 flag bit to 1. This will cause a conversion to start once priority is given to SOC9.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC9 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |

Table 12-49. ADCSOCFRC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|--|
| 8 | SOC8 | R-0/W1S | 0h | <p>SOC8 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC8 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC8 flag bit to 1. This will cause a conversion to start once priority is given to SOC8.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC8 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 7 | SOC7 | R-0/W1S | 0h | <p>SOC7 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC7 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC7 flag bit to 1. This will cause a conversion to start once priority is given to SOC7.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC7 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 6 | SOC6 | R-0/W1S | 0h | <p>SOC6 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC6 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC6 flag bit to 1. This will cause a conversion to start once priority is given to SOC6.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC6 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 5 | SOC5 | R-0/W1S | 0h | <p>SOC5 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC5 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC5 flag bit to 1. This will cause a conversion to start once priority is given to SOC5.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC5 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |

Table 12-49. ADCSOCFRC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|--|
| 4 | SOC4 | R-0/W1S | 0h | <p>SOC4 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC4 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC4 flag bit to 1. This will cause a conversion to start once priority is given to SOC4.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC4 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 3 | SOC3 | R-0/W1S | 0h | <p>SOC3 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC3 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC3 flag bit to 1. This will cause a conversion to start once priority is given to SOC3.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC3 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 2 | SOC2 | R-0/W1S | 0h | <p>SOC2 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC2 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC2 flag bit to 1. This will cause a conversion to start once priority is given to SOC2.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC2 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |
| 1 | SOC1 | R-0/W1S | 0h | <p>SOC1 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC1 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC1 flag bit to 1. This will cause a conversion to start once priority is given to SOC1.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC1 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |

Table 12-49. ADCSOCFRC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|--|
| 0 | SOC0 | R-0/W1S | 0h | <p>SOC0 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC0 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC0 flag bit to 1. This will cause a conversion to start once priority is given to SOC0.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC0 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p> |

12.15.3.15 ADCSOCOVF1 Register (Offset = Eh) [Reset = 0000h]

ADCSOCOVF1 is shown in [Figure 12-55](#) and described in [Table 12-50](#).

Return to the [Summary Table](#).

ADC SOC Overflow 1 Register

Figure 12-55. ADCSOCOVF1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|-------|-------|-------|-------|-------|------|------|
| SOC15 | SOC14 | SOC13 | SOC12 | SOC11 | SOC10 | SOC9 | SOC8 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOC7 | SOC6 | SOC5 | SOC4 | SOC3 | SOC2 | SOC1 | SOC0 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 12-50. ADCSOCOVF1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 15 | SOC15 | R | 0h | SOC15 Start of Conversion Overflow Flag. Indicates an SOC15 event was generated in hardware while an existing SOC15 event was already pending. 0 No SOC15 event overflow. 1 SOC15 event overflow. An overflow condition does not stop SOC15 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 14 | SOC14 | R | 0h | SOC14 Start of Conversion Overflow Flag. Indicates an SOC14 event was generated in hardware while an existing SOC14 event was already pending. 0 No SOC14 event overflow. 1 SOC14 event overflow. An overflow condition does not stop SOC14 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 13 | SOC13 | R | 0h | SOC13 Start of Conversion Overflow Flag. Indicates an SOC13 event was generated in hardware while an existing SOC13 event was already pending. 0 No SOC13 event overflow. 1 SOC13 event overflow. An overflow condition does not stop SOC13 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 12 | SOC12 | R | 0h | SOC12 Start of Conversion Overflow Flag. Indicates an SOC12 event was generated in hardware while an existing SOC12 event was already pending. 0 No SOC12 event overflow. 1 SOC12 event overflow. An overflow condition does not stop SOC12 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |

Table 12-50. ADCSOCOVF1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 11 | SOC11 | R | 0h | SOC11 Start of Conversion Overflow Flag. Indicates an SOC11 event was generated in hardware while an existing SOC11 event was already pending. 0 No SOC11 event overflow. 1 SOC11 event overflow. An overflow condition does not stop SOC11 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 10 | SOC10 | R | 0h | SOC10 Start of Conversion Overflow Flag. Indicates an SOC10 event was generated in hardware while an existing SOC10 event was already pending. 0 No SOC10 event overflow. 1 SOC10 event overflow. An overflow condition does not stop SOC10 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 9 | SOC9 | R | 0h | SOC9 Start of Conversion Overflow Flag. Indicates an SOC9 event was generated in hardware while an existing SOC9 event was already pending. 0 No SOC9 event overflow. 1 SOC9 event overflow. An overflow condition does not stop SOC9 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 8 | SOC8 | R | 0h | SOC8 Start of Conversion Overflow Flag. Indicates an SOC8 event was generated in hardware while an existing SOC8 event was already pending. 0 No SOC8 event overflow. 1 SOC8 event overflow. An overflow condition does not stop SOC8 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 7 | SOC7 | R | 0h | SOC7 Start of Conversion Overflow Flag. Indicates an SOC7 event was generated in hardware while an existing SOC7 event was already pending. 0 No SOC7 event overflow. 1 SOC7 event overflow. An overflow condition does not stop SOC7 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 6 | SOC6 | R | 0h | SOC6 Start of Conversion Overflow Flag. Indicates an SOC6 event was generated in hardware while an existing SOC6 event was already pending. 0 No SOC6 event overflow. 1 SOC6 event overflow. An overflow condition does not stop SOC6 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |

Table 12-50. ADCSOCOVF1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 5 | SOC5 | R | 0h | SOC5 Start of Conversion Overflow Flag. Indicates an SOC5 event was generated in hardware while an existing SOC5 event was already pending. 0 No SOC5 event overflow. 1 SOC5 event overflow. An overflow condition does not stop SOC5 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 4 | SOC4 | R | 0h | SOC4 Start of Conversion Overflow Flag. Indicates an SOC4 event was generated in hardware while an existing SOC4 event was already pending. 0 No SOC4 event overflow. 1 SOC4 event overflow. An overflow condition does not stop SOC4 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 3 | SOC3 | R | 0h | SOC3 Start of Conversion Overflow Flag. Indicates an SOC3 event was generated in hardware while an existing SOC3 event was already pending. 0 No SOC3 event overflow. 1 SOC3 event overflow. An overflow condition does not stop SOC3 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 2 | SOC2 | R | 0h | SOC2 Start of Conversion Overflow Flag. Indicates an SOC2 event was generated in hardware while an existing SOC2 event was already pending. 0 No SOC2 event overflow. 1 SOC2 event overflow. An overflow condition does not stop SOC2 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 1 | SOC1 | R | 0h | SOC1 Start of Conversion Overflow Flag. Indicates an SOC1 event was generated in hardware while an existing SOC1 event was already pending. 0 No SOC1 event overflow. 1 SOC1 event overflow. An overflow condition does not stop SOC1 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |
| 0 | SOC0 | R | 0h | SOC0 Start of Conversion Overflow Flag. Indicates an SOC0 event was generated in hardware while an existing SOC0 event was already pending. 0 No SOC0 event overflow. 1 SOC0 event overflow. An overflow condition does not stop SOC0 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn |

12.15.3.16 ADCSOCOVFCLR1 Register (Offset = Fh) [Reset = 0000h]

ADCSOCOVFCLR1 is shown in [Figure 12-56](#) and described in [Table 12-51](#).

Return to the [Summary Table](#).

ADC SOC Overflow Clear 1 Register

Figure 12-56. ADCSOCOVFCLR1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| SOC15 | SOC14 | SOC13 | SOC12 | SOC11 | SOC10 | SOC9 | SOC8 |
| R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOC7 | SOC6 | SOC5 | SOC4 | SOC3 | SOC2 | SOC1 | SOC0 |
| R-0/W1S-0h |

Table 12-51. ADCSOCOVFCLR1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|--|
| 15 | SOC15 | R-0/W1S | 0h | SOC15 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC15 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC15 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 14 | SOC14 | R-0/W1S | 0h | SOC14 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC14 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC14 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 13 | SOC13 | R-0/W1S | 0h | SOC13 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC13 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC13 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 12 | SOC12 | R-0/W1S | 0h | SOC12 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC12 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC12 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |

Table 12-51. ADCSOCOVFCLR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|--|
| 11 | SOC11 | R-0/W1S | 0h | SOC11 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC11 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC11 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 10 | SOC10 | R-0/W1S | 0h | SOC10 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC10 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC10 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 9 | SOC9 | R-0/W1S | 0h | SOC9 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC9 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC9 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 8 | SOC8 | R-0/W1S | 0h | SOC8 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC8 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC8 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 7 | SOC7 | R-0/W1S | 0h | SOC7 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC7 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC7 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 6 | SOC6 | R-0/W1S | 0h | SOC6 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC6 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC6 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |

Table 12-51. ADCSOCOVFCLR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|---------|-------|---|
| 5 | SOC5 | R-0/W1S | 0h | SOC5 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC5 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC5 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 4 | SOC4 | R-0/W1S | 0h | SOC4 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC4 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC4 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 3 | SOC3 | R-0/W1S | 0h | SOC3 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC3 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC3 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 2 | SOC2 | R-0/W1S | 0h | SOC2 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC2 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC2 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 1 | SOC1 | R-0/W1S | 0h | SOC1 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC1 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC1 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |
| 0 | SOC0 | R-0/W1S | 0h | SOC0 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC0 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC0 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn |

12.15.3.17 ADCSOC0CTL Register (Offset = 10h) [Reset = 00000000h]

ADCSOC0CTL is shown in [Figure 12-57](#) and described in [Table 12-52](#).

Return to the [Summary Table](#).

ADC SOC0 Control Register

Figure 12-57. ADCSOC0CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-52. ADCSOC0CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC0 Trigger Source Select. Along with the SOC0 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC0 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC0 Channel Select. Selects the channel to be converted when SOC0 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-52. ADCSOC0CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC0 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.18 ADCSOC1CTL Register (Offset = 12h) [Reset = 00000000h]

ADCSOC1CTL is shown in [Figure 12-58](#) and described in [Table 12-53](#).

[Return to the Summary Table.](#)

ADC SOC1 Control Register

Figure 12-58. ADCSOC1CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-53. ADCSOC1CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC1 Trigger Source Select. Along with the SOC1 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC1 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC1 Channel Select. Selects the channel to be converted when SOC1 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-53. ADCSOC1CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC1 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.19 ADCSOC2CTL Register (Offset = 14h) [Reset = 00000000h]

ADCSOC2CTL is shown in [Figure 12-59](#) and described in [Table 12-54](#).

[Return to the Summary Table.](#)

ADC SOC2 Control Register

Figure 12-59. ADCSOC2CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-54. ADCSOC2CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC2 Trigger Source Select. Along with the SOC2 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC2 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC2 Channel Select. Selects the channel to be converted when SOC2 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-54. ADCSOC2CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC2 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.20 ADCSOC3CTL Register (Offset = 16h) [Reset = 00000000h]

ADCSOC3CTL is shown in [Figure 12-60](#) and described in [Table 12-55](#).

[Return to the Summary Table.](#)

ADC SOC3 Control Register

Figure 12-60. ADCSOC3CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-55. ADCSOC3CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC3 Trigger Source Select. Along with the SOC3 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC3 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC3 Channel Select. Selects the channel to be converted when SOC3 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-55. ADCSOC3CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC3 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.21 ADCSOC4CTL Register (Offset = 18h) [Reset = 00000000h]

ADCSOC4CTL is shown in [Figure 12-61](#) and described in [Table 12-56](#).

[Return to the Summary Table.](#)

ADC SOC4 Control Register

Figure 12-61. ADCSOC4CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-56. ADCSOC4CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC4 Trigger Source Select. Along with the SOC4 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC4 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC4 Channel Select. Selects the channel to be converted when SOC4 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-56. ADCSOC4CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC4 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.22 ADCSOC5CTL Register (Offset = 1Ah) [Reset = 00000000h]

ADCSOC5CTL is shown in [Figure 12-62](#) and described in [Table 12-57](#).

[Return to the Summary Table.](#)

ADC SOC5 Control Register

Figure 12-62. ADCSOC5CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-57. ADCSOC5CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC5 Trigger Source Select. Along with the SOC5 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC5 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC5 Channel Select. Selects the channel to be converted when SOC5 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-57. ADCSOC5CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC5 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.23 ADCSOC6CTL Register (Offset = 1Ch) [Reset = 00000000h]

ADCSOC6CTL is shown in [Figure 12-63](#) and described in [Table 12-58](#).

[Return to the Summary Table.](#)

ADC SOC6 Control Register

Figure 12-63. ADCSOC6CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-58. ADCSOC6CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC6 Trigger Source Select. Along with the SOC6 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC6 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC6 Channel Select. Selects the channel to be converted when SOC6 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-58. ADCSOC6CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC6 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.24 ADCSOC7CTL Register (Offset = 1Eh) [Reset = 00000000h]

ADCSOC7CTL is shown in [Figure 12-64](#) and described in [Table 12-59](#).

[Return to the Summary Table.](#)

ADC SOC7 Control Register

Figure 12-64. ADCSOC7CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-59. ADCSOC7CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC7 Trigger Source Select. Along with the SOC7 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC7 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC7 Channel Select. Selects the channel to be converted when SOC7 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-59. ADCSOC7CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC7 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.25 ADCSOC8CTL Register (Offset = 20h) [Reset = 00000000h]

ADCSOC8CTL is shown in [Figure 12-65](#) and described in [Table 12-60](#).

[Return to the Summary Table.](#)

ADC SOC8 Control Register

Figure 12-65. ADCSOC8CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-60. ADCSOC8CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC8 Trigger Source Select. Along with the SOC8 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC8 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC8 Channel Select. Selects the channel to be converted when SOC8 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-60. ADCSOC8CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC8 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.26 ADCSOC9CTL Register (Offset = 22h) [Reset = 00000000h]

ADCSOC9CTL is shown in [Figure 12-66](#) and described in [Table 12-61](#).

[Return to the Summary Table.](#)

ADC SOC9 Control Register

Figure 12-66. ADCSOC9CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-61. ADCSOC9CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC9 Trigger Source Select. Along with the SOC9 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC9 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC9 Channel Select. Selects the channel to be converted when SOC9 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-61. ADCSOC9CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 8-0 | ACQPS | R/W | 0h | <p>SOC9 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.27 ADCSOC10CTL Register (Offset = 24h) [Reset = 00000000h]

ADCSOC10CTL is shown in [Figure 12-67](#) and described in [Table 12-62](#).

Return to the [Summary Table](#).

ADC SOC10 Control Register

Figure 12-67. ADCSOC10CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-62. ADCSOC10CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC10 Trigger Source Select. Along with the SOC10 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC10 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC10 Channel Select. Selects the channel to be converted when SOC10 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-62. ADCSOC10CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 8-0 | ACQPS | R/W | 0h | SOC10 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn |

12.15.3.28 ADCSOC11CTL Register (Offset = 26h) [Reset = 00000000h]

ADCSOC11CTL is shown in [Figure 12-68](#) and described in [Table 12-63](#).

Return to the [Summary Table](#).

ADC SOC11 Control Register

Figure 12-68. ADCSOC11CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-63. ADCSOC11CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC11 Trigger Source Select. Along with the SOC11 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC11 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC11 Channel Select. Selects the channel to be converted when SOC11 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-63. ADCSOC11CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 8-0 | ACQPS | R/W | 0h | <p>SOC11 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.29 ADCSOC12CTL Register (Offset = 28h) [Reset = 00000000h]

ADCSOC12CTL is shown in [Figure 12-69](#) and described in [Table 12-64](#).

Return to the [Summary Table](#).

ADC SOC12 Control Register

Figure 12-69. ADCSOC12CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-64. ADCSOC12CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC12 Trigger Source Select. Along with the SOC12 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC12 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC12 Channel Select. Selects the channel to be converted when SOC12 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-64. ADCSOC12CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 8-0 | ACQPS | R/W | 0h | SOC12 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn |

12.15.3.30 ADCSOC13CTL Register (Offset = 2Ah) [Reset = 00000000h]

ADCSOC13CTL is shown in [Figure 12-70](#) and described in [Table 12-65](#).

Return to the [Summary Table](#).

ADC SOC13 Control Register

Figure 12-70. ADCSOC13CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-65. ADCSOC13CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC13 Trigger Source Select. Along with the SOC13 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC13 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC13 Channel Select. Selects the channel to be converted when SOC13 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-65. ADCSOC13CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 8-0 | ACQPS | R/W | 0h | <p>SOC13 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.31 ADCSOC14CTL Register (Offset = 2Ch) [Reset = 00000000h]

ADCSOC14CTL is shown in [Figure 12-71](#) and described in [Table 12-66](#).

Return to the [Summary Table](#).

ADC SOC14 Control Register

Figure 12-71. ADCSOC14CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-66. ADCSOC14CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC14 Trigger Source Select. Along with the SOC14 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC14 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC14 Channel Select. Selects the channel to be converted when SOC14 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-66. ADCSOC14CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 8-0 | ACQPS | R/W | 0h | <p>SOC14 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>Reset type: SYSRSn</p> |

12.15.3.32 ADCSOC15CTL Register (Offset = 2Eh) [Reset = 00000000h]

ADCSOC15CTL is shown in [Figure 12-72](#) and described in [Table 12-67](#).

Return to the [Summary Table](#).

ADC SOC15 Control Register

Figure 12-72. ADCSOC15CTL Register

| | | | | | | | | | | | | | | | |
|----------|----------|----|----|----|---------|--------|----|----|----|--------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | TRIGSEL | | | | | CHSEL | | | | | |
| R-0h | | | | | | | | | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHSEL | RESERVED | | | | | ACQPS | | | | | | | | | |
| R/W-0h | R-0h | | | | | R/W-0h | | | | | | | | | |

Table 12-67. ADCSOC15CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-27 | RESERVED | R | 0h | Reserved |
| 26-20 | TRIGSEL | R/W | 0h | SOC15 Trigger Source Select. Along with the SOC15 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC15 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it. Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration. 00h ADCTRIG0 - Software only 01h ADCTRIG1 - CPU1 Timer 0, TINT0n 02h ADCTRIG2 - CPU1 Timer 1, TINT1n 03h ADCTRIG3 - CPU1 Timer 2, TINT2n 04h ADCTRIG4 - GPIO, Input X-Bar INPUT5 05h ADCTRIG5 - ePWM1, ADCSOCA 06h ADCTRIG6 - ePWM1, ADCSOCB 07h ADCTRIG7 - ePWM2, ADCSOCA 08h ADCTRIG8 - ePWM2, ADCSOCB 09h ADCTRIG9 - ePWM3, ADCSOCA 0Ah ADCTRIG10 - ePWM3, ADCSOCB 0Bh ADCTRIG11 - ePWM4, ADCSOCA 0Ch ADCTRIG12 - ePWM4, ADCSOCB 0Dh ADCTRIG13 - ePWM5, ADCSOCA 0Eh ADCTRIG14 - ePWM5, ADCSOCB 0Fh ADCTRIG15 - ePWM6, ADCSOCA 10h ADCTRIG16 - ePWM6, ADCSOCB 11h ADCTRIG17 - ePWM7, ADCSOCA 12h ADCTRIG18 - ePWM7, ADCSOCB 13h - 3Fh - Reserved Reset type: SYSRSn |
| 19-15 | CHSEL | R/W | 0h | SOC15 Channel Select. Selects the channel to be converted when SOC15 is received by the ADC. 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 12h ADCIN18 13h ADCIN19 14h ADCIN20 15h - 1Fh Reserved Reset type: SYSRSn |
| 14-9 | RESERVED | R | 0h | Reserved |

Table 12-67. ADCSOC15CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 8-0 | ACQPS | R/W | 0h | SOC15 Acquisition Prescale. Controls the sample and hold window for this SOC. The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The device datasheet will also specify a minimum sample and hold window duration. 000h Sample window is 1 system clock cycle wide 001h Sample window is 2 system clock cycles wide 002h Sample window is 3 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide Reset type: SYSRSn |

12.15.3.33 ADCEVTSTAT Register (Offset = 30h) [Reset = 0000h]

ADCEVTSTAT is shown in [Figure 12-73](#) and described in [Table 12-68](#).

[Return to the Summary Table.](#)

ADC Event Status Register

Figure 12-73. ADCEVTSTAT Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|------------|------------|----------|----------|------------|------------|
| RESERVED | PPB4ZERO | PPB4TRIPLO | PPB4TRIPHI | RESERVED | PPB3ZERO | PPB3TRIPLO | PPB3TRIPHI |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PPB2ZERO | PPB2TRIPLO | PPB2TRIPHI | RESERVED | PPB1ZERO | PPB1TRIPLO | PPB1TRIPHI |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 12-68. ADCEVTSTAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | PPB4ZERO | R | 0h | <p>Post Processing Block 4 Zero Crossing Flag. When set indicates the ADCPPB4RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 13 | PPB4TRIPLO | R | 0h | <p>Post Processing Block 4 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 12 | PPB4TRIPHI | R | 0h | <p>Post Processing Block 4 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | PPB3ZERO | R | 0h | <p>Post Processing Block 3 Zero Crossing Flag. When set indicates the ADCPPB3RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |

Table 12-68. ADCEVTSTAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 9 | PPB3TRIPLO | R | 0h | <p>Post Processing Block 3 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 8 | PPB3TRIPHI | R | 0h | <p>Post Processing Block 3 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | PPB2ZERO | R | 0h | <p>Post Processing Block 2 Zero Crossing Flag. When set indicates the ADCPPB2RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 5 | PPB2TRIPLO | R | 0h | <p>Post Processing Block 2 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 4 | PPB2TRIPHI | R | 0h | <p>Post Processing Block 2 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | PPB1ZERO | R | 0h | <p>Post Processing Block 1 Zero Crossing Flag. When set indicates the ADCPPB1RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |

Table 12-68. ADCEVTSTAT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 1 | PPB1TRIPLO | R | 0h | <p>Post Processing Block 1 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 0 | PPB1TRIPHI | R | 0h | <p>Post Processing Block 1 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |

12.15.3.34 ADCEVTCLR Register (Offset = 32h) [Reset = 0000h]

ADCEVTCLR is shown in Figure 12-74 and described in Table 12-69.

Return to the [Summary Table](#).

ADC Event Clear Register

Figure 12-74. ADCEVTCLR Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|------------|------------|------------|----------|------------|------------|------------|
| RESERVED | PPB4ZERO | PPB4TRIPLO | PPB4TRIPHI | RESERVED | PPB3ZERO | PPB3TRIPLO | PPB3TRIPHI |
| R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PPB2ZERO | PPB2TRIPLO | PPB2TRIPHI | RESERVED | PPB1ZERO | PPB1TRIPLO | PPB1TRIPHI |
| R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |

Table 12-69. ADCEVTCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|---------|-------|--|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | PPB4ZERO | R-0/W1S | 0h | Post Processing Block 4 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |
| 13 | PPB4TRIPLO | R-0/W1S | 0h | Post Processing Block 4 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |
| 12 | PPB4TRIPHI | R-0/W1S | 0h | Post Processing Block 4 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | PPB3ZERO | R-0/W1S | 0h | Post Processing Block 3 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |
| 9 | PPB3TRIPLO | R-0/W1S | 0h | Post Processing Block 3 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |
| 8 | PPB3TRIPHI | R-0/W1S | 0h | Post Processing Block 3 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | PPB2ZERO | R-0/W1S | 0h | Post Processing Block 2 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn |

Table 12-69. ADCEVTCLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | PPB2TRIPLO | R-0/W1S | 0h | <p>Post Processing Block 2 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 4 | PPB2TRIPHI | R-0/W1S | 0h | <p>Post Processing Block 2 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | PPB1ZERO | R-0/W1S | 0h | <p>Post Processing Block 1 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 1 | PPB1TRIPLO | R-0/W1S | 0h | <p>Post Processing Block 1 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |
| 0 | PPB1TRIPHI | R-0/W1S | 0h | <p>Post Processing Block 1 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p> |

12.15.3.35 ADCEVTSEL Register (Offset = 34h) [Reset = 0000h]

ADCEVTSEL is shown in Figure 12-75 and described in Table 12-70.

Return to the [Summary Table](#).

ADC Event Selection Register

Figure 12-75. ADCEVTSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|------------|------------|----------|----------|------------|------------|
| RESERVED | PPB4ZERO | PPB4TRIPLO | PPB4TRIPHI | RESERVED | PPB3ZERO | PPB3TRIPLO | PPB3TRIPHI |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PPB2ZERO | PPB2TRIPLO | PPB2TRIPHI | RESERVED | PPB1ZERO | PPB1TRIPLO | PPB1TRIPHI |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h |

Table 12-70. ADCEVTSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | PPB4ZERO | R/W | 0h | Post Processing Block 4 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 13 | PPB4TRIPLO | R/W | 0h | Post Processing Block 4 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 12 | PPB4TRIPHI | R/W | 0h | Post Processing Block 4 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | PPB3ZERO | R/W | 0h | Post Processing Block 3 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 9 | PPB3TRIPLO | R/W | 0h | Post Processing Block 3 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 8 | PPB3TRIPHI | R/W | 0h | Post Processing Block 3 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | PPB2ZERO | R/W | 0h | Post Processing Block 2 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |

Table 12-70. ADCEVTSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | PPB2TRIPLO | R/W | 0h | Post Processing Block 2 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 4 | PPB2TRIPHI | R/W | 0h | Post Processing Block 2 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | PPB1ZERO | R/W | 0h | Post Processing Block 1 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 1 | PPB1TRIPLO | R/W | 0h | Post Processing Block 1 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |
| 0 | PPB1TRIPHI | R/W | 0h | Post Processing Block 1 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn |

12.15.3.36 ADCEVTINTSEL Register (Offset = 36h) [Reset = 0000h]

ADCEVTINTSEL is shown in [Figure 12-76](#) and described in [Table 12-71](#).

Return to the [Summary Table](#).

ADC Event Interrupt Selection Register

Figure 12-76. ADCEVTINTSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|------------|------------|----------|----------|------------|------------|
| RESERVED | PPB4ZERO | PPB4TRIPLO | PPB4TRIPHI | RESERVED | PPB3ZERO | PPB3TRIPLO | PPB3TRIPHI |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PPB2ZERO | PPB2TRIPLO | PPB2TRIPHI | RESERVED | PPB1ZERO | PPB1TRIPLO | PPB1TRIPHI |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h |

Table 12-71. ADCEVTINTSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | PPB4ZERO | R/W | 0h | Post Processing Block 4 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 13 | PPB4TRIPLO | R/W | 0h | Post Processing Block 4 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 12 | PPB4TRIPHI | R/W | 0h | Post Processing Block 4 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 11 | RESERVED | R | 0h | Reserved |
| 10 | PPB3ZERO | R/W | 0h | Post Processing Block 3 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 9 | PPB3TRIPLO | R/W | 0h | Post Processing Block 3 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 8 | PPB3TRIPHI | R/W | 0h | Post Processing Block 3 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | PPB2ZERO | R/W | 0h | Post Processing Block 2 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |

Table 12-71. ADCEVTINTSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | PPB2TRIPLO | R/W | 0h | Post Processing Block 2 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 4 | PPB2TRIPHI | R/W | 0h | Post Processing Block 2 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | PPB1ZERO | R/W | 0h | Post Processing Block 1 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 1 | PPB1TRIPLO | R/W | 0h | Post Processing Block 1 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |
| 0 | PPB1TRIPHI | R/W | 0h | Post Processing Block 1 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn |

12.15.3.37 ADCOSDETECT Register (Offset = 38h) [Reset = 0000h]

ADCOSDETECT is shown in [Figure 12-77](#) and described in [Table 12-72](#).

Return to the [Summary Table](#).

ADC Open and Shorts Detect Register

Figure 12-77. ADCOSDETECT Register

| | | | | | | | | | |
|----------|----|----|----|----|----|-----------|---|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | DETECTCFG | | | |
| R-0h | | | | | | | | | |
| R/W-0h | | | | | | | | | |

Table 12-72. ADCOSDETECT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 15-3 | RESERVED | R | 0h | Reserved |
| 2-0 | DETECTCFG | R/W | 0h | ADC Opens and Shorts Detect Configuration. This bit field defines the open/shorts detection circuit state. 0h Open/Shorts detection circuit is disabled. 1h Open/Shorts detection circuit is enabled at zero scale. 2h Open/Shorts detection circuit is enabled at full scale. 3h Open/Shorts detection circuit is enabled at (nominal) 5/12 scale. 4h Open/Shorts detection circuit is enabled at (nominal) 7/12 scale. 5h Open/Shorts detection circuit is enabled with a (nominal) 5K pulldown to VSSA. 6h Open/Shorts detection circuit is enabled with a (nominal) 5K pullup to VDDA. 7h Open/Shorts detection circuit is enabled with a (nominal) 7K pulldown to VSSA. Reset type: SYSRSn |

12.15.3.38 ADCCOUNTER Register (Offset = 39h) [Reset = 0000h]

ADCCOUNTER is shown in [Figure 12-78](#) and described in [Table 12-73](#).

Return to the [Summary Table](#).

ADC Counter Register

Figure 12-78. ADCCOUNTER Register

| | | | | | | | |
|-----------|----|----|----|-----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | FREECOUNT | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FREECOUNT | | | | R-0h | | | |

Table 12-73. ADCCOUNTER Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | FREECOUNT | R | 0h | ADC Free Running Counter Value. This bit field reflects the status of the free running ADC counter. Reset type: SYSRSn |

12.15.3.39 ADCREV Register (Offset = 3Ah) [Reset = 0105h]

ADCREV is shown in [Figure 12-79](#) and described in [Table 12-74](#).

Return to the [Summary Table](#).

ADC Revision Register

Figure 12-79. ADCREV Register

| | | | | | | | |
|------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| REV | | | | | | | |
| R-1h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TYPE | | | | | | | |
| R-5h | | | | | | | |

Table 12-74. ADCREV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-8 | REV | R | 1h | ADC Revision. To allow documentation of differences between revisions. First version is labeled as 00h. Reset type: SYSRSn |
| 7-0 | TYPE | R | 5h | ADC Type. Always set to 5 for this ADC. Reset type: SYSRSn |

12.15.3.40 ADCOFFTRIM Register (Offset = 3Bh) [Reset = 0000h]

ADCOFFTRIM is shown in [Figure 12-80](#) and described in [Table 12-75](#).

Return to the [Summary Table](#).

ADC Offset Trim Register

Figure 12-80. ADCOFFTRIM Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | RESERVED | | | |
| R-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFTRIM | | | | R/W-0h | | | |

Table 12-75. ADCOFFTRIM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-8 | RESERVED | R/W | 0h | Reserved |
| 7-0 | OFFTRIM | R/W | 0h | ADC Offset Trim Adjusts the conversion results of the converter up or down to account for offset error in the ADC. A factory trim setting will be loaded during device boot. Offset can be corrected in the range of +7 to -8 LSBs. Value is 16*Offset in 8-bit 2's complement: 7 LSB (16^*7) = 112 6 LSB (16^*6) = 96 5 LSB (16^*5) = 80 4 LSB (16^*4) = 64 3 LSB (16^*3) = 48 2 LSB (16^*2) = 32 1 LSB (16^*1) = 16 0 LSB (16^*0) = 0 -1 LSB ($16^*(-1)$) = 240 : -7LSB($16^*(-7)$) = 144 Reset type: XRSn |

12.15.3.41 ADCPPB1CONFIG Register (Offset = 40h) [Reset = 0000h]

ADCPPB1CONFIG is shown in [Figure 12-81](#) and described in [Table 12-76](#).

Return to the [Summary Table](#).

ADC PPB1 Config Register

Figure 12-81. ADCPPB1CONFIG Register

| | | | | | | | |
|----------|----|--------|----------------|--------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | CBCEN | TWOSCOMPE N | CONFIG | | | |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | | | |

Table 12-76. ADCPPB1CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | CBCEN | R/W | 0h | ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn |
| 4 | TWOSCOMPEN | R/W | 0h | ADC Post Processing Block 1 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB1RESULT register. 0 ADCPPB1RESULT = ADCRESULTx - ADCPPB1OFFREF 1 ADCPPB1RESULT = ADCPPB1OFFREF - ADCRESULTx Reset type: SYSRSn |

Table 12-76. ADCPPB1CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-0 | CONFIG | R/W | 0h | <p>ADC Post Processing Block 1 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block 1</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block 1</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block 1</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block 1</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block 1</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block 1</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block 1</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block 1</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block 1</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block 1</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block 1</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block 1</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block 1</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block 1</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block 1</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block 1</p> <p>Reset type: SYSRSn</p> |

12.15.3.42 ADCPPB1STAMP Register (Offset = 41h) [Reset = 0000h]

ADCPPB1STAMP is shown in [Figure 12-82](#) and described in [Table 12-77](#).

Return to the [Summary Table](#).

ADC PPB1 Sample Delay Time Stamp Register

Figure 12-82. ADCPPB1STAMP Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DLYSTAMP | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DLYSTAMP | | | | R-0h | | | |

Table 12-77. ADCPPB1STAMP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DLYSTAMP | R | 0h | ADC Post Processing Block 1 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn |

12.15.3.43 ADCPPB1OFFCAL Register (Offset = 42h) [Reset = 0000h]

ADCPPB1OFFCAL is shown in [Figure 12-83](#) and described in [Table 12-78](#).

Return to the [Summary Table](#).

ADC PPB1 Offset Calibration Register

Figure 12-83. ADCPPB1OFFCAL Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | OFFCAL | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFCAL | | | | | | R/W-0h | |

Table 12-78. ADCPPB1OFFCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-0 | OFFCAL | R/W | 0h | <p>ADC Post Processing Block 1 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the highest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p> |

12.15.3.44 ADCPPB1OFFREF Register (Offset = 43h) [Reset = 0000h]

ADCPPB1OFFREF is shown in [Figure 12-84](#) and described in [Table 12-79](#).

Return to the [Summary Table](#).

ADC PPB1 Offset Reference Register

Figure 12-84. ADCPPB1OFFREF Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-79. ADCPPB1OFFREF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | OFFREF | R/W | 0h | <p>ADC Post Processing Block 1 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB1RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.</p> <p>Reset type: SYSRSn</p> |

12.15.3.45 ADCPPB1TRIPHI Register (Offset = 44h) [Reset = 00000000h]

ADCPPB1TRIPHI is shown in [Figure 12-85](#) and described in [Table 12-80](#).

Return to the [Summary Table](#).

ADC PPB1 Trip High Register

Figure 12-85. ADCPPB1TRIPHI Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-80. ADCPPB1TRIPHI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-17 | RESERVED | R | 0h | Reserved |
| 16 | HSIGN | R/W | 0h | High Limit Sign Bit. This is the sign bit (17th bit) to the LIMITHI bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITHI | R/W | 0h | ADC Post Processing Block 1 Trip High Limit. This value sets the digital comparator trip high limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB1RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRESULT bit field of the ADCPPB1RESULT register. Reset type: SYSRSn |

12.15.3.46 ADCPPB1TRIPLO Register (Offset = 46h) [Reset = 00000000h]

ADCPPB1TRIPLO is shown in [Figure 12-86](#) and described in [Table 12-81](#).

Return to the [Summary Table](#).

ADC PPB1 Trip Low/Trigger Time Stamp Register

Figure 12-86. ADCPPB1TRIPLO Register

| | | | | | | | |
|----------|----|----|----|----------|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| REQSTAMP | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| REQSTAMP | | | | RESERVED | | | LSIGN |
| R-0h | | | | R-0h | | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-81. ADCPPB1TRIPLO Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-20 | REQSTAMP | R | 0h | ADC Post Processing Block 1 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn |
| 19-17 | RESERVED | R | 0h | Reserved |
| 16 | LSIGN | R/W | 0h | Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITLO | R/W | 0h | ADC Post Processing Block 1 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB1RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB1RESULT register. Reset type: SYSRSn |

12.15.3.47 ADCPPB2CONFIG Register (Offset = 48h) [Reset = 0000h]

ADCPPB2CONFIG is shown in [Figure 12-87](#) and described in [Table 12-82](#).

Return to the [Summary Table](#).

ADC PPB2 Config Register

Figure 12-87. ADCPPB2CONFIG Register

| | | | | | | | |
|----------|--------|----------------|--------|----|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | CBCEN | TWOSCOMPE N | CONFIG | | | | |
| R-0h | R/W-0h | R/W-0h | | | R/W-0h | | |

Table 12-82. ADCPPB2CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | CBCEN | R/W | 0h | ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn |
| 4 | TWOSCOMPEN | R/W | 0h | ADC Post Processing Block 2 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB2RESULT register. 0 ADCPPB2RESULT = ADCRESULTx - ADCPPB2OFFREF 1 ADCPPB2RESULT = ADCPPB2OFFREF - ADCRESULTx Reset type: SYSRSn |

Table 12-82. ADCPPB2CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 3-0 | CONFIG | R/W | 0h | <p>ADC Post Processing Block 2 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block 2</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block 2</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block 2</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block 2</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block 2</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block 2</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block 2</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block 2</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block 2</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block 2</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block 2</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block 2</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block 2</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block 2</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block 2</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block 2</p> <p>Reset type: SYSRSn</p> |

12.15.3.48 ADCPPB2STAMP Register (Offset = 49h) [Reset = 0000h]

ADCPPB2STAMP is shown in [Figure 12-88](#) and described in [Table 12-83](#).

Return to the [Summary Table](#).

ADC PPB2 Sample Delay Time Stamp Register

Figure 12-88. ADCPPB2STAMP Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DLYSTAMP | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DLYSTAMP | | | | R-0h | | | |

Table 12-83. ADCPPB2STAMP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DLYSTAMP | R | 0h | ADC Post Processing Block 2 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn |

12.15.3.49 ADCPPB2OFFCAL Register (Offset = 4Ah) [Reset = 0000h]

ADCPPB2OFFCAL is shown in [Figure 12-89](#) and described in [Table 12-84](#).

Return to the [Summary Table](#).

ADC PPB2 Offset Calibration Register

Figure 12-89. ADCPPB2OFFCAL Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | OFFCAL | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFCAL | | | | | | R/W-0h | |

Table 12-84. ADCPPB2OFFCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-0 | OFFCAL | R/W | 0h | <p>ADC Post Processing Block 2 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the highest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p> |

12.15.3.50 ADCPPB2OFFREF Register (Offset = 4Bh) [Reset = 0000h]

ADCPPB2OFFREF is shown in [Figure 12-90](#) and described in [Table 12-85](#).

Return to the [Summary Table](#).

ADC PPB2 Offset Reference Register

Figure 12-90. ADCPPB2OFFREF Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-85. ADCPPB2OFFREF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | OFFREF | R/W | 0h | <p>ADC Post Processing Block 2 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB2RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.</p> <p>Reset type: SYSRSn</p> |

12.15.3.51 ADCPPB2TRIPHI Register (Offset = 4Ch) [Reset = 00000000h]

ADCPPB2TRIPHI is shown in [Figure 12-91](#) and described in [Table 12-86](#).

Return to the [Summary Table](#).

ADC PPB2 Trip High Register

Figure 12-91. ADCPPB2TRIPHI Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-86. ADCPPB2TRIPHI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-17 | RESERVED | R | 0h | Reserved |
| 16 | HSIGN | R/W | 0h | High Limit Sign Bit. This is the sign bit (17th bit) to the LIMITHI bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITHI | R/W | 0h | ADC Post Processing Block 2 Trip High Limit. This value sets the digital comparator trip high limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB2RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRESULT bit field of the ADCPPB2RESULT register. Reset type: SYSRSn |

12.15.3.52 ADCPPB2TRIPLO Register (Offset = 4Eh) [Reset = 00000000h]

ADCPPB2TRIPLO is shown in [Figure 12-92](#) and described in [Table 12-87](#).

Return to the [Summary Table](#).

ADC PPB2 Trip Low/Trigger Time Stamp Register

Figure 12-92. ADCPPB2TRIPLO Register

| | | | | | | | |
|----------|----|----|----|----------|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| REQSTAMP | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| REQSTAMP | | | | RESERVED | | | LSIGN |
| R-0h | | | | R-0h | | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-87. ADCPPB2TRIPLO Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-20 | REQSTAMP | R | 0h | ADC Post Processing Block 2 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn |
| 19-17 | RESERVED | R | 0h | Reserved |
| 16 | LSIGN | R/W | 0h | Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITLO | R/W | 0h | ADC Post Processing Block 2 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB2RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB2RESULT register. Reset type: SYSRSn |

12.15.3.53 ADCPPB3CONFIG Register (Offset = 50h) [Reset = 0000h]

ADCPPB3CONFIG is shown in [Figure 12-93](#) and described in [Table 12-88](#).

Return to the [Summary Table](#).

ADC PPB3 Config Register

Figure 12-93. ADCPPB3CONFIG Register

| | | | | | | | |
|----------|----|--------|----------------|--------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | CBCEN | TWOSCOMPE N | CONFIG | | | |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | | | |

Table 12-88. ADCPPB3CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | CBCEN | R/W | 0h | ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn |
| 4 | TWOSCOMPEN | R/W | 0h | ADC Post Processing Block 3 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB3RESULT register. 0 ADCPPB3RESULT = ADCRESULTx - ADCPPB3OFFREF 1 ADCPPB3RESULT = ADCPPB3OFFREF - ADCRESULTx Reset type: SYSRSn |

Table 12-88. ADCPPB3CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-0 | CONFIG | R/W | 0h | <p>ADC Post Processing Block 3 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block 3</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block 3</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block 3</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block 3</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block 3</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block 3</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block 3</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block 3</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block 3</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block 3</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block 3</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block 3</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block 3</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block 3</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block 3</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block 3</p> <p>Reset type: SYSRSn</p> |

12.15.3.54 ADCPPB3STAMP Register (Offset = 51h) [Reset = 0000h]

ADCPPB3STAMP is shown in [Figure 12-94](#) and described in [Table 12-89](#).

Return to the [Summary Table](#).

ADC PPB3 Sample Delay Time Stamp Register

Figure 12-94. ADCPPB3STAMP Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DLYSTAMP | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DLYSTAMP | | | | R-0h | | | |

Table 12-89. ADCPPB3STAMP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DLYSTAMP | R | 0h | ADC Post Processing Block 3 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn |

12.15.3.55 ADCPPB3OFFCAL Register (Offset = 52h) [Reset = 0000h]

ADCPPB3OFFCAL is shown in [Figure 12-95](#) and described in [Table 12-90](#).

Return to the [Summary Table](#).

ADC PPB3 Offset Calibration Register

Figure 12-95. ADCPPB3OFFCAL Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | OFFCAL | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFCAL | | | | | | R/W-0h | |

Table 12-90. ADCPPB3OFFCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-0 | OFFCAL | R/W | 0h | <p>ADC Post Processing Block 3 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the highest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p> |

12.15.3.56 ADCPPB3OFFREF Register (Offset = 53h) [Reset = 0000h]

ADCPPB3OFFREF is shown in [Figure 12-96](#) and described in [Table 12-91](#).

Return to the [Summary Table](#).

ADC PPB3 Offset Reference Register

Figure 12-96. ADCPPB3OFFREF Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-91. ADCPPB3OFFREF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | OFFREF | R/W | 0h | <p>ADC Post Processing Block 3 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB3RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.</p> <p>Reset type: SYSRSn</p> |

12.15.3.57 ADCPPB3TRIPHI Register (Offset = 54h) [Reset = 00000000h]

ADCPPB3TRIPHI is shown in [Figure 12-97](#) and described in [Table 12-92](#).

Return to the [Summary Table](#).

ADC PPB3 Trip High Register

Figure 12-97. ADCPPB3TRIPHI Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-92. ADCPPB3TRIPHI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-17 | RESERVED | R | 0h | Reserved |
| 16 | HSIGN | R/W | 0h | High Limit Sign Bit. This is the sign bit (17th bit) to the LIMITHI bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITHI | R/W | 0h | ADC Post Processing Block 3 Trip High Limit. This value sets the digital comparator trip high limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB3RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRESULT bit field of the ADCPPB3RESULT register. Reset type: SYSRSn |

12.15.3.58 ADCPPB3TRIPLO Register (Offset = 56h) [Reset = 00000000h]

ADCPPB3TRIPLO is shown in [Figure 12-98](#) and described in [Table 12-93](#).

Return to the [Summary Table](#).

ADC PPB3 Trip Low/Trigger Time Stamp Register

Figure 12-98. ADCPPB3TRIPLO Register

| | | | | | | | |
|----------|----|----|----|----------|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| REQSTAMP | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| REQSTAMP | | | | RESERVED | | | LSIGN |
| R-0h | | | | R-0h | | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-93. ADCPPB3TRIPLO Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-20 | REQSTAMP | R | 0h | ADC Post Processing Block 3 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn |
| 19-17 | RESERVED | R | 0h | Reserved |
| 16 | LSIGN | R/W | 0h | Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITLO | R/W | 0h | ADC Post Processing Block 3 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB3RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB3RESULT register. Reset type: SYSRSn |

12.15.3.59 ADCPPB4CONFIG Register (Offset = 58h) [Reset = 0000h]

ADCPPB4CONFIG is shown in [Figure 12-99](#) and described in [Table 12-94](#).

Return to the [Summary Table](#).

ADC PPB4 Config Register

Figure 12-99. ADCPPB4CONFIG Register

| | | | | | | | |
|----------|--------|----------------|--------|----|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | CBCEN | TWOSCOMPE N | CONFIG | | | | |
| R-0h | R/W-0h | R/W-0h | | | R/W-0h | | |

Table 12-94. ADCPPB4CONFIG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-6 | RESERVED | R | 0h | Reserved |
| 5 | CBCEN | R/W | 0h | ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn |
| 4 | TWOSCOMPEN | R/W | 0h | ADC Post Processing Block 4 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB4RESULT register. 0 ADCPPB4RESULT = ADCRESULTx - ADCPPB4OFFREF 1 ADCPPB4RESULT = ADCPPB4OFFREF - ADCRESULTx Reset type: SYSRSn |

Table 12-94. ADCPPB4CONFIG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 3-0 | CONFIG | R/W | 0h | <p>ADC Post Processing Block 4 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block 4</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block 4</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block 4</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block 4</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block 4</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block 4</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block 4</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block 4</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block 4</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block 4</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block 4</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block 4</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block 4</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block 4</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block 4</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block 4</p> <p>Reset type: SYSRSn</p> |

12.15.3.60 ADCPPB4STAMP Register (Offset = 59h) [Reset = 0000h]

ADCPPB4STAMP is shown in [Figure 12-100](#) and described in [Table 12-95](#).

Return to the [Summary Table](#).

ADC PPB4 Sample Delay Time Stamp Register

Figure 12-100. ADCPPB4STAMP Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DLYSTAMP | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DLYSTAMP | | | | R-0h | | | |

Table 12-95. ADCPPB4STAMP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DLYSTAMP | R | 0h | ADC Post Processing Block 4 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn |

12.15.3.61 ADCPPB4OFFCAL Register (Offset = 5Ah) [Reset = 0000h]

ADCPPB4OFFCAL is shown in [Figure 12-101](#) and described in [Table 12-96](#).

Return to the [Summary Table](#).

ADC PPB4 Offset Calibration Register

Figure 12-101. ADCPPB4OFFCAL Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | OFFCAL | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFCAL | | | | | | R/W-0h | |

Table 12-96. ADCPPB4OFFCAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-0 | OFFCAL | R/W | 0h | <p>ADC Post Processing Block 4 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the highest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p> |

12.15.3.62 ADCPPB4OFFREF Register (Offset = 5Bh) [Reset = 0000h]

ADCPPB4OFFREF is shown in [Figure 12-102](#) and described in [Table 12-97](#).

Return to the [Summary Table](#).

ADC PPB4 Offset Reference Register

Figure 12-102. ADCPPB4OFFREF Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OFFREF | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-97. ADCPPB4OFFREF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | OFFREF | R/W | 0h | <p>ADC Post Processing Block 4 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB4RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.</p> <p>Reset type: SYSRSn</p> |

12.15.3.63 ADCPPB4TRIPHI Register (Offset = 5Ch) [Reset = 00000000h]

ADCPPB4TRIPHI is shown in [Figure 12-103](#) and described in [Table 12-98](#).

Return to the [Summary Table](#).

ADC PPB4 Trip High Register

Figure 12-103. ADCPPB4TRIPHI Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITHI | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-98. ADCPPB4TRIPHI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-17 | RESERVED | R | 0h | Reserved |
| 16 | HSIGN | R/W | 0h | High Limit Sign Bit. This is the sign bit (17th bit) to the LIMITHI bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITHI | R/W | 0h | ADC Post Processing Block 4 Trip High Limit. This value sets the digital comparator trip high limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB4RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRESULT bit field of the ADCPPB4RESULT register. Reset type: SYSRSn |

12.15.3.64 ADCPPB4TRIPLO Register (Offset = 5Eh) [Reset = 00000000h]

ADCPPB4TRIPLO is shown in [Figure 12-104](#) and described in [Table 12-99](#).

Return to the [Summary Table](#).

ADC PPB4 Trip Low/Trigger Time Stamp Register

Figure 12-104. ADCPPB4TRIPLO Register

| | | | | | | | |
|----------|----|----|----|----------|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| REQSTAMP | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| REQSTAMP | | | | RESERVED | | | LSIGN |
| R-0h | | | | R-0h | | | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LIMITLO | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-99. ADCPPB4TRIPLO Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-20 | REQSTAMP | R | 0h | ADC Post Processing Block 4 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn |
| 19-17 | RESERVED | R | 0h | Reserved |
| 16 | LSIGN | R/W | 0h | Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn |
| 15-0 | LIMITLO | R/W | 0h | ADC Post Processing Block 4 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB4RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB4RESULT register. Reset type: SYSRSn |

12.15.3.65 ADCINTCYCLE Register (Offset = 6Fh) [Reset = 0000h]

ADCINTCYCLE is shown in [Figure 12-105](#) and described in [Table 12-100](#).

Return to the [Summary Table](#).

ADC Early Interrupt Generation Cycle

Figure 12-105. ADCINTCYCLE Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DELAY | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DELAY | | | | | | | |
| R/W-0h | | | | | | | |

Table 12-100. ADCINTCYCLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 15-0 | DELAY | R/W | 0h | ADC Early Interrupt Generation Cycle Delay: Defines the delay from the fall edge of ADCSOC in terms of system clock cycles, for the interrupt to be generated. Reset type: SYSRSn |

12.15.3.66 ADCINLTRIM2 Register (Offset = 72h) [Reset = 00000000h]

ADCINLTRIM2 is shown in [Figure 12-106](#) and described in [Table 12-101](#).

[Return to the Summary Table.](#)

ADC Linearity Trim 2 Register

Figure 12-106. ADCINLTRIM2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INLTRIM63TO32 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 12-101. ADCINLTRIM2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|---|
| 31-0 | INLTRIM63TO32 | R/W | 0h | ADC Linearity Trim Bits 63-32. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn |

12.15.3.67 ADCINLTRIM3 Register (Offset = 74h) [Reset = 00000000h]

ADCINLTRIM3 is shown in [Figure 12-107](#) and described in [Table 12-102](#).

Return to the [Summary Table](#).

ADC Linearity Trim 3 Register

Figure 12-107. ADCINLTRIM3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INLTRIM95TO64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 12-102. ADCINLTRIM3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|---|
| 31-0 | INLTRIM95TO64 | R/W | 0h | ADC Linearity Trim Bits 95-64. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn |

12.15.4 ADC Registers to Driverlib Functions

Table 12-103. ADC Registers to Driverlib Functions

| File | Driverlib Function |
|---------------------|----------------------------------|
| ADCCTL1 | |
| adc.h | ADC_setInterruptPulseMode |
| adc.h | ADC_enableConverter |
| adc.h | ADC_disableConverter |
| adc.h | ADC_isBusy |
| ADCCTL2 | |
| adc.h | ADC_setPrescaler |
| ADCBURSTCTL | |
| adc.h | ADC_setBurstModeConfig |
| adc.h | ADC_enableBurstMode |
| adc.h | ADC_disableBurstMode |
| ADCINTFLG | |
| adc.h | ADC_getInterruptStatus |
| adc.h | ADC_clearInterruptStatus |
| ADCINTFLGCLR | |
| adc.h | ADC_clearInterruptStatus |
| ADCINTOVF | |
| adc.h | ADC_getInterruptOverflowStatus |
| adc.h | ADC_clearInterruptOverflowStatus |
| ADCINTOVFCLR | |
| adc.h | ADC_clearInterruptOverflowStatus |
| ADCINTSEL1N2 | |
| adc.h | ADC_enableInterrupt |
| adc.h | ADC_disableInterrupt |
| adc.h | ADC_setInterruptSource |
| adc.h | ADC_enableContinuousMode |

Table 12-103. ADC Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|----------------------------|
| adc.h | ADC_disableContinuousMode |
| ADCINTSEL3N4 | |
| - | See INTSEL1N2 |
| ADCSOCPRICTL | |
| adc.h | ADC_setSOCPriority |
| ADCINTSOCSEL1 | |
| adc.h | ADC_setInterruptSOCTrigger |
| ADCINTSOCSEL2 | |
| - | See INTSOCSEL1 |
| ADCSOCFLG1 | |
| - | |
| ADCSOCFRC1 | |
| adc.h | ADC_forceSOC |
| adc.h | ADC_forceMultipleSOC |
| ADCSOCOVF1 | |
| - | |
| ADCSOCOVFCLR1 | |
| - | |
| ADCSOC0CTL | |
| adc.h | ADC_setupSOC |
| ADCSOC1CTL | |
| - | See SOC0CTL |
| ADCSOC2CTL | |
| - | See SOC0CTL |
| ADCSOC3CTL | |
| - | See SOC0CTL |
| ADCSOC4CTL | |
| - | See SOC0CTL |
| ADCSOC5CTL | |
| - | See SOC0CTL |
| ADCSOC6CTL | |
| - | See SOC0CTL |
| ADCSOC7CTL | |
| - | See SOC0CTL |
| ADCSOC8CTL | |
| - | See SOC0CTL |
| ADCSOC9CTL | |
| - | See SOC0CTL |
| ADCSOC10CTL | |
| - | See SOC0CTL |
| ADCSOC11CTL | |
| - | See SOC0CTL |
| ADCSOC12CTL | |
| - | See SOC0CTL |
| ADCSOC13CTL | |

Table 12-103. ADC Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|------------------------------|
| - | See SOC0CTL |
| ADCSOC14CTL | |
| - | See SOC0CTL |
| ADCSOC15CTL | |
| - | See SOC0CTL |
| ADCEVTSTAT | |
| adc.h | ADC_getPPBEventStatus |
| ADCEVTCLR | |
| adc.h | ADC_clearPPBEventStatus |
| ADCEVTSEL | |
| adc.h | ADC_enablePPBEvent |
| adc.h | ADC_disablePPBEvent |
| ADCEVTINTSEL | |
| adc.h | ADC_enablePPBEventInterrupt |
| adc.h | ADC_disablePPBEventInterrupt |
| ADCOSDETECT | |
| adc.h | ADC_configOSDetectMode |
| ADCCOUNTER | |
| - | |
| ADCREV | |
| - | |
| ADCOFFTRIM | |
| adc.c | ADC_setOffsetTrim |
| adc.c | ADC_setOffsetTrimAll |
| ADCPPB1CONFIG | |
| adc.h | ADC_setupPPB |
| adc.h | ADC_enablePPBEventCBCClear |
| adc.h | ADC_disablePPBEventCBCClear |
| adc.h | ADC_enablePPBTwosComplement |
| adc.h | ADC_disablePPBTwosComplement |
| ADCPPB1STAMP | |
| adc.h | ADC_getPPBDelayTimeStamp |
| ADCPPB1OFFCAL | |
| adc.h | ADC_setPPBCalibrationOffset |
| ADCPPB1OFFREF | |
| adc.h | ADC_setPPBReferenceOffset |
| ADCPPB1TRIPHI | |
| adc.c | ADC_setPPBTripLimits |
| ADCPPB1TRIPL0 | |
| adc.c | ADC_setPPBTripLimits |
| ADCPPB2CONFIG | |
| - | See PPB1CONFIG |
| ADCPPB2STAMP | |
| - | See PPB1STAMP |
| ADCPPB2OFFCAL | |

Table 12-103. ADC Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|-----------------------------|
| - | See PPB1OFFCAL |
| ADCPPB2OFFREF | |
| - | See PPB1OFFREF |
| ADCPPB2TRIPHI | |
| - | See PPB1TRIPHI |
| ADCPPB2TRIPLO | |
| - | See PPB1TRIPLO |
| ADCPPB3CONFIG | |
| - | See PPB1CONFIG |
| ADCPPB3STAMP | |
| - | See PPB1STAMP |
| ADCPPB3OFFCAL | |
| - | See PPB1OFFCAL |
| ADCPPB3OFFREF | |
| - | See PPB1OFFREF |
| ADCPPB3TRIPHI | |
| - | See PPB1TRIPHI |
| ADCPPB3TRIPLO | |
| - | See PPB1TRIPLO |
| ADCPPB4CONFIG | |
| - | See PPB1CONFIG |
| ADCPPB4STAMP | |
| - | See PPB1STAMP |
| ADCPPB4OFFCAL | |
| - | See PPB1OFFCAL |
| ADCPPB4OFFREF | |
| - | See PPB1OFFREF |
| ADCPPB4TRIPHI | |
| - | See PPB1TRIPHI |
| ADCPPB4TRIPLO | |
| - | See PPB1TRIPLO |
| ADCINTCYCLE | |
| adc.h | ADC_setInterruptCycleOffset |
| ADCINLTRIM2 | |
| adc.c | ADC_setINLTrim |
| ADCINLTRIM3 | |
| - | |
| ADCRESULT0 | |
| adc.h | ADC_readResult |
| ADCRESULT1 | |
| - | See RESULT0 |
| ADCRESULT2 | |
| - | See RESULT0 |
| ADCRESULT3 | |
| - | See RESULT0 |

Table 12-103. ADC Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|--------------------|
| ADCRESULT4 | |
| - | See RESULT0 |
| ADCRESULT5 | |
| - | See RESULT0 |
| ADCRESULT6 | |
| - | See RESULT0 |
| ADCRESULT7 | |
| - | See RESULT0 |
| ADCRESULT8 | |
| - | See RESULT0 |
| ADCRESULT9 | |
| - | See RESULT0 |
| ADCRESULT10 | |
| - | See RESULT0 |
| ADCRESULT11 | |
| - | See RESULT0 |
| ADCRESULT12 | |
| - | See RESULT0 |
| ADCRESULT13 | |
| - | See RESULT0 |
| ADCRESULT14 | |
| - | See RESULT0 |
| ADCRESULT15 | |
| - | See RESULT0 |
| ADCPPB1RESULT | |
| adc.h | ADC_readPPBResult |
| ADCPPB2RESULT | |
| - | See PPB1RESULT |
| ADCPPB3RESULT | |
| - | See PPB1RESULT |
| ADCPPB4RESULT | |
| - | See PPB1RESULT |

Chapter 13

Comparator Subsystem (CMPSS)



The Comparator Subsystem (CMPSS) consists of analog comparators and supporting circuits that are useful for power applications such as peak current mode control, switched-mode power, power factor correction, voltage trip monitoring, and so forth.

This device contains two variants of the CMPSS module: CMPSS and CMPSS_LITE. These modules share a common architecture, but some features are supported only by the full CMPSS variant and not the CMPSS_LITE variant. Carefully note where the documentation indicates that these certain features are not supported by the CMPSS_LITE variant. Also note that the device data sheet indicates electrical characteristics for the two variants separately.

See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with modules of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

| | |
|-----------------------------------|-------------|
| 13.1 Introduction..... | 1252 |
| 13.2 Comparator..... | 1254 |
| 13.3 Reference DAC..... | 1255 |
| 13.4 Ramp Generator..... | 1256 |
| 13.5 Digital Filter..... | 1260 |
| 13.6 Using the CMPSS..... | 1261 |
| 13.7 CMPSS DAC Output..... | 1263 |
| 13.8 Software..... | 1264 |
| 13.9 CMPSS Registers..... | 1265 |

13.1 Introduction

The comparator subsystem is built around a number of modules. Each subsystem contains two comparators, two reference 12-bit DACs, and two digital filters. The subsystem also includes two ramp generators (full CMPSS modules only; not supported by CMPSS_LITE instances). The ramp generators ramp up and down. Comparators are denoted "H" or "L" within each module where "H" and "L" represent high and low, respectively. Each comparator generates a digital output which indicates whether the voltage on the positive input is greater than the voltage on the negative input. The positive input of the comparator is driven from an external pin (see the *Analog Subsystem* chapter for mux options available to the CMPSS). The negative input can be driven by an external pin or by the programmable reference 12-bit DAC. Each comparator output passes through a programmable digital filter that can remove spurious trip signals. An unfiltered output is also available if filtering is not required.

Two ramp generator circuits are optionally available to control the reference 12-bit DAC values for the high and low comparator in the subsystem (full CMPSS modules only; not supported by CMPSS_LITE instances).

13.1.1 CMPSS Related Collateral

Foundational Materials

- [C2000 Academy - CMPSS](#)
- [Real-Time Control Reference Guide](#)
 - Refer to the Comparator section

Expert Materials

- [Peak Current Control Realization for Boost Circuit Based On C2000™ MCU Application Report](#)
- [Peak Current Mode Controlled PSFB Converter Reference Design Using C2000™ Real-time MCU](#)
- [Understanding and Applying Current-Mode Control Theory Application Report](#)

13.1.2 Features

Each CMPSS includes:

- Two analog comparators
- Two programmable reference 12-bit DACs (full CMPSS only; CMPSS_LITE instances are 12-bit with a lower effective resolution as described in the data manual)
- Dual decrementing/incrementing ramp generators (full CMPSS only; not available on CMPSS_LITE instances)
- Two digital filters, max filter clock prescale = 2^{24}
- Ability to synchronize submodules with EPWMSYNCPER
- Ability to extend clear signal with EPWMBLANK
- Ability to synchronize output with SYSCLK
- Ability to latch output
- Ability to invert output
- Option to use hysteresis on the input
- Option for negative input of comparator to be driven by an external signal or by the reference DAC
- VDDA is the DAC reference voltage
- Option to use the low comparator DAC output on an external pin (select instances only, mutually exclusive with use of compare functionality)
- External connection to CMPSS filters

13.1.3 CMPSS Module Variants

This device contains two different variants of the CMPSS module: CMPSS (full module) and the CMPSS_LITE (reduced functionality and performance). The differences in features between the two variants are summarized in [Table 13-1](#).

Table 13-1. CMPSS and CMPSS_LITE Feature Comparison

| Feature | CMPSS | CMPSS_LITE |
|--------------------------------|---|--|
| High and low comparators | Yes | Yes |
| Dual 12-bit reference DACs | Yes | Yes |
| DAC ramp generation | Yes | No |
| Low DAC output on external pin | Yes (Some instances) | No |
| Digital filters | Yes | Yes |
| Performance | Full performance (See CMPSS electrical characteristics in data sheet) | Some reduced performance (See CMPSS_LITE electrical characteristics in data sheet) |

13.1.4 Block Diagram

The block diagram for the CMPSS is shown in [Figure 13-1](#).

- CTRIPx(x= "H" or "L") signals are connected to the ePWM X-BAR for ePWM trip response. See the *Enhanced Pulse Width Modulator (ePWM)* chapter for more details on the ePWM X-BAR mux configuration.
- CTRIPxOUTx(x= "H" or "L") signals are connected to the Output X-BAR for external signaling. See the *General-Purpose Input/Output (GPIO)* chapter for more details on the Output X-BAR mux configuration.
- CMPxDACL is the low comparator DAC output which is available only in CMPSS1 module. To enable this DAC output, set the register CMPxDACOUTEN from analog subsystem.

Note

Enabling the DACL to a pin disables all other functionality: DACH, both COMP, the Ramp Generator, and the digital filters.




Figure 13-1. CMPSS Module Block Diagram




Figure 13-2. CMPSS_LITE Module Block Diagram

13.2 Comparator

The comparator generates a high digital output when the voltage on the positive input is greater than the voltage on the negative input, and a low digital output when the voltage on the positive input is less than the voltage on the negative input. The comparator is illustrated in Figure 13-3.




Figure 13-3. Comparator Block Diagram

| Voltages | Output |
|-----------------------|--------|
| Voltage A > Voltage B | 1 |
| Voltage A < Voltage B | 0 |

13.3 Reference DAC

Each reference 12-bit DAC can be configured to drive a reference voltage into the negative input of the respective comparator. Some CMPSS instances also allow the low DAC output to be routed to a pin to act as an external DAC. In this case, all other CMPSS module functionality is not useable, including the high DAC, both comparators, ramp generation, and the digital filters.

Two sets of DACxVAL registers, DACxVALA and DACxVALS, are present for each reference 12-bit DAC. DACxVALA is a read-only register that actively controls the reference 12-bit DAC value. DACxVALS is a writable shadow register that loads into DACxVALA either immediately or synchronized with the next EPWMSYNCPER event. The high and low reference 12-bit DAC (DACx) can optionally source the register DACxVALA value from the ramp generator instead of the register DACxVALS.

The operating range of the reference 12-bit DAC is bounded by DACREF and VSSA.




Figure 13-4. Reference DAC Block Diagram

The output of the reference 12-bit DAC can be calculated as:

$$DACOUT = \frac{(1 + DACVALA) * DACREF}{4096} \quad (10)$$

Note

- In the situations where both the DACH and DACL are driving the high and low comparators, a trip on one comparator can temporarily disturb the DAC output of the other comparator. The amount and length of time of this disturbance is specified in the device data sheet as “CMPSS DAC output disturbance” and “CMPSS DAC disturbance time”, respectively.
- Users must design the system carefully so that if the input signal crosses either DACH or DACL and trips the associated comparator, the input signal stays more than a “CMPSS DAC output disturbance” away from the other comparator trip point for “CMPSS DAC disturbance time”.
- The DACH setting must always be higher than the DACL setting. If the user is not using the DACL, the DACLVALS register must be set to 0 to avoid the comparator COMPL from tripping and affecting the DACH. In this case, there is no limitation on the DACHVALS setting. Accordingly, when not using the DACH, the user must set the DACHVALS register to the maximum.
- The CMPSS instance can be enabled before programming the reference DAC values.

13.4 Ramp Generator

This section discusses the characteristics and behavior of the ramp generator.

13.4.1 Ramp Generator Overview

The ramp generator produces a falling or rising ramp input for the high-reference 12-bit DAC and the low-reference 12-bit DAC when selected. In this mode, the reference 12-bit DAC uses the most-significant 12 bits of the RAMPSTS countdown register as the input. The low 4 bits of the RAMPSTS countdown register effectively act as a prescale for the falling or rising ramp rate configurable with RAMPxSTEPVALA.

The ramp generator is enabled by setting DACSOURCE = 1. When DACSOURCE = 1 is selected, the value of RAMPSTS is loaded from RAMPxREFS and the register remains static until the selected TRIGSYNC signal is received. After receiving the selected TRIGSYNC signal, the value of RAMPxSTEPVALA is subtracted from RAMPSTS on every subsequent SYSCLK cycle.

To prevent the subtraction from commencing a SYSCLK cycle after a TRIGSYNC event, the RAMPDLYA register that serves as a delay counter can be used to hold off the RAMPSTS subtraction or addition. On receiving a TRIGSYNC event, the value of RAMPDLYA is decremented by one on every SYSCLK cycle until the register reaches zero. So, the RAMPSTS subtraction only begins when RAMPDLYA is zero. Similarly, in increment mode (RAMPDIR=1), the RAMPSTS addition only begins when RAMPDLYA is zero.

Note

- The ramp generation logic is only available on full CMPSS module instances; this function is not supported by CMPSS_LITE instances.
 - For the ramp decrement mode of operation, set the registers COMPXINV and RAMPDIR to 0, and for the ramp increment mode of operation, set the registers COMPXINV and RAMPDIR to 1.
-

13.4.2 Ramp Generator Behavior

The ramp generator makes state changes on every rising edge of DACSOURCE, TRIGSYNC, and COMPHSTS.

On the rising edge of DACSOURCE: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS.

On the rising edge of the selected TRIGSYNC: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS and starts decrementing in the decrement mode (RAMPDIR = 0) or incrementing in the increment mode (RAMPDIR = 1) when RAMPDLYA counter reaches zero.

On the rising edge of COMPHSTS with RAMPOLOADSEL = 1: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS and stops decrementing in the decrement mode (RAMPDIR = 0) or incrementing in the increment mode (RAMPDIR = 1).

On the rising edge of COMPHSTS with RAMPLOADSEL = 0: the register RAMPSTS is loaded with RAMPxREFA. So, the register RAMPSTS stops decrementing and incrementing in the decrement mode and the increment mode, respectively.

Additionally, if the value of RAMPSTS reaches zero and the ramp generator is in the decrement mode (RAMPDIR = 0), the RAMPSTS register remains static at zero until the next TRIGSYNC is received. If the ramp generator is in the increment mode (RAMPDIR = 1) and the value of RAMPSTS reaches 0xFFFF, the RAMPSTS register value remains at that value until the next TRIGSYNC is received. These state changes are illustrated in the ramp generator block diagram in [Figure 13-5](#).




Figure 13-5 Ramp Generator Block Diagram

13.4.3 Ramp Generator Behavior at Corner Cases

Since the ramp generator makes state changes on every rising edge of TRIGSYNCx and COMPHSTS, the following behavior can be expected on instances when these two events occur simultaneously or very close together.

Case 1: COMPHSTS rising edge occurs one or more cycles before TRIGSYNC rising edge.

RAMPSTS stops decrementing on COMPHSTS rising edge event. RAMPSTS starts decrementing on TRIGSYNCx rising edge event when RAMPDLYA reaches 0.

Case 2: COMPHSTS rising edge occurs simultaneously as TRIGSYNCx rising edge.

EPWMSYNCPER rising edge event takes precedence and RAMPSTS starts decrementing when RAMPDLYA reaches 0. COMPHSTS rising edge event is ignored and does not halt RAMPSTS.

Case 3: COMPHSTS rising edge occurs one or more cycles after TRIGSYNCx rising edge but before RAMPDLYA reaches 0.

RAMPSTS does not decrement when RAMPDLYA reaches 0.


Case 4: COMPHSTS rising edge occurs simultaneously as RAMPDLYA reaches 0 from TRIGSYNCx rising edge.

RAMPSTS does not decrement.

This behavior is also illustrated in [Figure 13-6](#).

Note

For the ramp decrement mode of operation, set the registers COMPXINV and RAMPDIR to 0, and for the ramp increment mode of operation, set the registers COMPXINV and RAMPDIR to 1.


Figure 13-6. Ramp Generator Behavior

13.5 Digital Filter

The digital filter works on a window of FIFO samples (SAMPWIN) taken from the input. The filter output resolves to the majority value of the sample window, where majority is defined by the threshold (THRESH) value. If the majority threshold is not satisfied, the filter output remains unchanged.

For proper operation, the value of THRESH must be greater than SAMPWIN / 2 and less than or equal to SAMPWIN.

A prescale function (CLKPRESCALE) determines the filter sampling rate, where the filter FIFO captures one sample every prescale system clocks. Old data from the FIFO is discarded.

Note that for SAMPWIN, THRESH and CLKPRESCALE, the internal number used by the digital filter is + 1 in all cases. In essence, samples = SAMPWIN + 1, threshold = THRESH + 1 and prescale = CLKPRESCALE + 1.

A conceptual model of the digital filter is shown in [Figure 13-7](#).




Figure 13-7. Digital Filter Behavior

Equivalent C code of the filter implementation is:

```

if (FILTER_OUTPUT == 0) {
    if (Num_1s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 1;
    }
} else {
    if (Num_0s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 0;
    }
}

```

13.5.1 Filter Initialization Sequence

For proper operation of the digital filter, the following initialization sequence is recommended:

1. Configure and enable the comparator for operation.
2. Configure the digital filter parameters for operation:
 - Set SAMPWIN for the number of samples to monitor in the FIFO window.
 - Set THRESH for the threshold required for majority qualification.
 - Set CLKPRESCALE for the digital filter clock prescale value.
3. Initialize the sample values in the digital FIFO window by setting FILINIT.
4. Clear COMPSTS latch using COMPSTSCLR, if the latched path is desired.
5. Configure the CTRIP and CTRIPOUT signal paths.
6. If desired, configure the destination module, for example, ePWM, GPIO, and so on to accept the filtered signals.

13.6 Using the CMPSS

13.6.1 LATCHCLR, EPWMSYNCPER, and EPWMBLANK Signals

The LATCHCLR signal holds the digital filter, synchronization block, and the latch output in reset (0) after the required delays. The LATCHCLR signal is activated in software using xLATCHCLR ($x = H$ or L). The LATCHCLR signal can also be activated by EPWMSYNCPER when xSYNCLREN ($x = H$ or L) is set. If a longer LATCHCLR signal is required, the EPWMBLANK signal can be used to extend the LATCHCLR signal by setting BLANKEN.

EPWMSYNCPER and EPWMBLANK (BLANKWDW) come from the Time-Base and Digital Compare submodules of the EPWM, respectively. For a detailed description of how these two signals are generated, refer to the respective submodule section in the *Enhanced Pulse Width Modulator (ePWM)* chapter.

The EPWMSYNCPER signal that loads DACxVALA when COMPDACCTL[SWLOADSEL] = 1 is a level trigger load. If TBCTR and TBPRD of the EPWM are both 0, EPWMSYNCPER is held at level high and DACxVALA is loaded immediately from DACxVALS irrespective of the value of COMPDACCTL[SWLOADSEL]. Due to this, configure the EPWM first before setting COMPDACCTL[SWLOADSEL] to 1.

Note

The name of the sync signal that the CMPSS receives from the EPWM has been updated from PWMSYNC to EPWMSYNCPER (SYNC PER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCI and EPWMSYNCO. For a description of what are these signals, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

13.6.2 Synchronizer, Digital Filter, and Latch Delays

The synchronization block adds a delay of 1-2 sysclks. If the digital filter is bypassed (all filter settings are 0), the digital filter adds a delay of 2 sysclks. The latch adds 1 sysclk delay.

13.6.3 Calibrating the CMPSS

The CMPSS has two sources of offset errors: comparator offset error and compdac offset error. In the data sheet, the comparator offset error is referred to as ***Input referred offset error*** and compdac offset error is referred to as ***Static offset error***. See the device data sheet for the values.

If both inputs of the comparator are driven from a pin, only the comparator offset error applies. However if the inverting input of the comparator is driven from the compdac, then only the compdac offset error applies. This is because the compdac offset error includes comparator offset error.

Due to the offset errors, the CMPSS must be calibrated to make sure trips happen at the expected levels. The following flow outlines how the calibration can be performed if the inverting input of the comparator is driven from the compdac.

Notes before calibration:

1. A static DC signal is required on the non-inverting input of the comparator.
2. Hysteresis can be disabled for calibration and can be re-enabled after calibration is complete.
3. A noisy input can make calibration difficult, so use the latch with non-zero filter settings depending on how noisy is the signal on the non-inverting input.

This approach sweeps down the compdac:

1. Set the starting compdac value to max, 0xFFFF.
 - Optional: Instead of setting the starting compdac value to maximum, set to ***Vtarget + Static offset error + Margin***. Where ***Vtarget*** is the approximate DC voltage on the non-inverting input, ***Static offset error*** is the compdac offset error specification and ***Margin*** is some amount of guard band. This can lead to a faster calibration but only works if ***Vtarget*** is known. Alternatively, if ***Vtarget*** is unknown, the ADC can be used to convert ***Vtarget***.
2. Decrement compdac value by 1.
3. Wait for compdac to settle.
4. Clear latch.
5. Wait for possible latch set.
6. If latch is set, trip code is found exit.
 - Optional: The trip code can be double checked by:
 - a. Increasing compdac value by 1.
 - b. Clear latch.
 - c. Wait for possible latch set.
 - d. Latch can be unset.
7. If latch is unset, go back to step 2 and repeat.

It is also possible to calibrate the CMPSS, if both inputs of the comparator are driven from a pin. For this case, the flow stays the same but the voltage on the inverting pin of the comparator is swept externally.

13.6.4 Enabling and Disabling the CMPSS Clock

If the clock to the CMPSS module is disabled while the comparator is active, the following behavior can be expected:

- The comparator remains unaffected and continues to trip from voltages on the inputs.
- If the reference 12-bit DAC is driving the negative input of the comparator, the voltage on the negative input remains static and unaffected but DACVALA can no longer be updated from the ramp generator or DACVALS.
- The ramp generator, synchronize block and digital filter freeze on the current states.

Enabling the clock to the CMPSS restores the clock to the state before the clock was disabled.

13.7 CMPSS DAC Output

Select instances of the (full) CMPSS module can optionally route the low DAC output to an external pin to be used as an external DAC. This is subject to the following constraints:

- This is available only on select instances; consult the device data sheet to determine if the CMPSS DAC has been pinned out for a particular instance.
- This functionality is never available on CMPSS_LITE modules.
- All other CMPSS module functionality is unusable when the output DAC is enabled. This includes the high DAC, both comparators, ramp generation logic, and the digital filters.
- See the device data sheet for effective resolution of the CMPSS DAC output.

Note

The CMPSS low DAC output does not necessarily appear on the same pins that are available for low comparator input. Consult the pinout of the device data sheet to determine which pin the CMPSS output DAC is available on.

13.8 Software

13.8.1 CMPSS Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/cmpss

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

13.8.1.1 CMPSS Asynchronous Trip

FILE: cmpss_ex1_asynch.c

This example enables the CMPSS1 COMPH comparator and feeds the asynchronous CTRIPOUTH signal to the GPIO4/OUTPUTXBAR3 pin and CTRIPH to GPIO13/EPWM7B.

CMPSS is configured to generate trip signals to trip the EPWM signals. CMPIN1P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2. An EPWM signal is generated at GPIO13 and is configured to be tripped by CTRIPOUTH.

When a low input(VSS) is provided to CMPIN1P,

- Trip signal(GPIO4) output is low
- PWM7B(GPIO13) gives a PWM signal

When a high input(higher than VDD/2) is provided to CMPIN1P,

- Trip signal(GPIO4) output turns high
- PWM7B(GPIO13) gets tripped and outputs as high

External Connections

- Give input on CMPIN1P (The pin is shared with ADCINA2)
- Outputs can be observed on GPIO4 and GPIO13 using an oscilloscope

Watch Variables

- None

13.8.1.2 CMPSS Digital Filter Configuration

FILE: cmpss_ex2_digital_filter.c

This example enables the CMPSS1 COMPH comparator and feeds the output through the digital filter to the GPIO4/OUTPUTXBAR3 pin.

CMPIN1P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2.

When a low input(VSS) is provided to CMPIN1P,

- GPIO4 output is low

When a high input(higher than VDD/2) is provided to CMPIN1P,

- GPIO4 output turns high

13.8.2 CMPSS_LITE Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/cmpss_lite

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

13.8.2.1 CMPSSLITE Asynchronous Trip

FILE: cmpss_lite_ex1_asynch.c

This example enables the CMPSSLITE2 COMPH comparator and feeds the asynchronous CTRIPOUTH signal to the GPIO4/OUTPUTXBAR3 pin and CTRIPH to GPIO29/EPWM7B.

CMPSS is configured to generate trip signals to trip the EPWM signals. CMPIN2P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2. An EPWM signal is generated at GPIO29 and is configured to be tripped by CTRIPOUTH.

When a low input(VSS) is provided to CMPIN2P,

- Trip signal(GPIO4) output is low
- PWM7B(GPIO29) gives a PWM signal

When a high input(higher than VDD/2) is provided to CMPIN2P,

- Trip signal(GPIO4) output turns high
- PWM7B(GPIO29) gets tripped and outputs as high

External Connections

- Give input on CMPIN2P. The pin is shared with ADCINA9 for CMPHPMXSEL = 2
- Outputs can be observed on GPIO4 and GPIO29 using an oscilloscope

Watch Variables

- None

13.9 CMPSS Registers

This section describes the CMPSS Registers.

13.9.1 CMPSS Base Address Table

Table 13-2. CMPSS Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|-----------------------|------------------|-----------------------|---------------------|---------------------------|
| Instance | Structure | | | |
| Cmpss1Regs | CMPSS_REGS | CMPSS1_BASE | 0x0000_5500 | YES |
| CmpssLite2Regs | CMPSS_LITE_REGS | CMPSSLITE2_BASE | 0x0000_5540 | YES |
| CmpssLite3Regs | CMPSS_LITE_REGS | CMPSSLITE3_BASE | 0x0000_5580 | YES |
| CmpssLite4Regs | CMPSS_LITE_REGS | CMPSSLITE4_BASE | 0x0000_55C0 | YES |

13.9.2 CMPSS_REGS Registers

Table 13-3 lists the memory-mapped registers for the CMPSS_REGS registers. All register offset addresses not listed in Table 13-3 should be considered as reserved locations and the register contents should not be modified.

Table 13-3. CMPSS_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|--|------------------|---------|
| 0h | COMPCTL | CMPSS Comparator Control Register | EALLOW | Go |
| 1h | COMPHYSCTL | CMPSS Comparator Hysteresis Control Register | EALLOW | Go |
| 2h | COMPSTS | CMPSS Comparator Status Register | | Go |
| 3h | COMPSTSLR | CMPSS Comparator Status Clear Register | EALLOW | Go |
| 4h | COMPDACHCTL | CMPSS High DAC Control Register | EALLOW | Go |
| 5h | COMPDACHCTL2 | CMPSS High DAC Control Register 2 | EALLOW | Go |
| 6h | DACHVALS | CMPSS High DAC Value Shadow Register | | Go |
| 7h | DACHVALA | CMPSS High DAC Value Active Register | | Go |
| 8h | RAMPHREFA | CMPSS High Ramp Reference Active Register | | Go |
| Ah | RAMPHREFS | CMPSS High Ramp Reference Shadow Register | | Go |
| Ch | RAMPHSTEPVALA | CMPSS High Ramp Step Value Active Register | | Go |
| Eh | RAMPHSTEPVALS | CMPSS High Ramp Step Value Shadow Register | | Go |
| 10h | RAMPHSTS | CMPSS High Ramp Status Register | | Go |
| 12h | DACLVALS | CMPSS Low DAC Value Shadow Register | | Go |
| 13h | DACLVALA | CMPSS Low DAC Value Active Register | | Go |
| 14h | RAMPHDLYA | CMPSS High Ramp Delay Active Register | | Go |
| 15h | RAMPHDLYS | CMPSS High Ramp Delay Shadow Register | | Go |
| 16h | CTRIPLFILCTL | CTRIPL Filter Control Register | EALLOW | Go |
| 17h | CTRIPLFILCLKCTL | CTRIPL Filter Clock Control Register | EALLOW | Go |
| 18h | CTRIPHFILCTL | CTRIPH Filter Control Register | EALLOW | Go |
| 19h | CTRIPHFILCLKCTL | CTRIPH Filter Clock Control Register | EALLOW | Go |
| 1Ah | COMPLOCK | CMPSS Lock Register | EALLOW | Go |
| 24h | COMPDAACLCTL | CMPSS Low DAC Control Register | EALLOW | Go |
| 28h | RAMPLREFA | CMPSS Low Ramp Reference Active Register | | Go |
| 2Ah | RAMPLREFS | CMPSS Low Ramp Reference Shadow Register | | Go |
| 2Ch | RAMPLSTEPVALA | CMPSS Low Ramp Step Value Active Register | | Go |
| 2Eh | RAMPLSTEPVALS | CMPSS Low Ramp Step Value Shadow Register | | Go |
| 30h | RAMPLSTS | CMPSS Low Ramp Status Register | | Go |
| 34h | RAMPLDLYA | CMPSS Low Ramp Delay Active Register | | Go |
| 35h | RAMPLDLYS | CMPSS Low Ramp Delay Shadow Register | | Go |
| 37h | CTRIPLFILCLKCTL2 | CTRIPL Filter Clock Control Register 2 | EALLOW | Go |
| 39h | CTRIPHFILCLKCTL2 | CTRIPH Filter Clock Control Register 2 | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. Table 13-4 shows the codes that are used for access types in this section.

Table 13-4. CMPSS_REGS Access Type Codes

| Access Type | Code | Description |
|-------------|---------|--------------------|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |

**Table 13-4. CMPSS_REGS Access Type Codes
(continued)**

| Access Type | Code | Description |
|------------------------|------------|--|
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| WSonce | W SoncE | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

13.9.2.1 COMPCTL Register (Offset = 0h) [Reset = 0000h]

COMPCTL is shown in [Figure 13-8](#) and described in [Table 13-5](#).

Return to the [Summary Table](#).

CMPSS Comparator Control Register

Figure 13-8. COMPCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|--------------|----|-----------|----------|-------------|---|
| COMPDACE | ASYNCLEN | CTRIPOUTLSEL | | CTRIPSEL | COMPLINV | COMPLSOURCE | |
| R/W-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | ASYNCHEN | CTRIPOUTHSEL | | CTRIPHSEL | COMPHINV | COMPHSOURCE | |
| R-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |

Table 13-5. COMPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 15 | COMPDACE | R/W | 0h | Comparator/DAC enable. 0 Comparator/DAC disabled 1 Comparator/DAC enabled Reset type: SYSRSn |
| 14 | ASYNCLEN | R/W | 0h | Low comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPSEL=3 or CTRIPOUTLSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn |
| 13-12 | CTRIPOUTLSEL | R/W | 0h | Low comparator CTRIPOUTL source select. 0 Asynchronous comparator output drives CTRIPOUTL 1 Synchronous comparator output drives CTRIPOUTL 2 Output of digital filter drives CTRIPOUTL 3 Latched output of digital filter drives CTRIPOUTL Reset type: SYSRSn |
| 11-10 | CTRIPSEL | R/W | 0h | Low comparator CTRIPSEL source select. 0 Asynchronous comparator output drives CTRIPSEL 1 Synchronous comparator output drives CTRIPSEL 2 Output of digital filter drives CTRIPSEL 3 Latched output of digital filter drives CTRIPSEL Reset type: SYSRSn |
| 9 | COMPLINV | R/W | 0h | Low comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn |
| 8 | COMPLSOURCE | R/W | 0h | Low comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |

Table 13-5. COMPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 6 | ASYNCHEN | R/W | 0h | High comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPOUTHSEL=3 or CTRIPOUTHSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn |
| 5-4 | CTRIPUTHSEL | R/W | 0h | High comparator CTRIPOUTH source select. 0 Asynchronous comparator output drives CTRIPOUTH 1 Synchronous comparator output drives CTRIPOUTH 2 Output of digital filter drives CTRIPOUTH 3 Latched output of digital filter drives CTRIPOUTH Reset type: SYSRSn |
| 3-2 | CTRIPHSEL | R/W | 0h | High comparator CTRIPH source select. 0 Asynchronous comparator output drives CTRIPH 1 Synchronous comparator output drives CTRIPH 2 Output of digital filter drives CTRIPH 3 Latched output of digital filter drives CTRIPH Reset type: SYSRSn |
| 1 | COMPHINV | R/W | 0h | High comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn |
| 0 | COMPHSOURCE | R/W | 0h | High comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn |

13.9.2.2 COMPHYSCTL Register (Offset = 1h) [Reset = 0000h]

COMPHYSCTL is shown in [Figure 13-9](#) and described in [Table 13-6](#).

Return to the [Summary Table](#).

CMPSS Comparator Hysteresis Control Register

Figure 13-9. COMPHYSCTL Register

| | | | | | | | |
|----------|----|----|----|---------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | COMPHYS | | | |
| R-0h | | | | R/W-0h | | | |

Table 13-6. COMPHYSCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R | 0h | Reserved |
| 3-0 | COMPHYS | R/W | 0h | Comparator hysteresis. Sets the amount of hysteresis on the comparator inputs. 0 None 1 Set to typical hysteresis 2 Set to 2x of typical hysteresis 3 Set to 3x of typical hysteresis 4 Set to 4x of typical hysteresis others : undefined Reset type: SYSRSn |

13.9.2.3 COMPSTS Register (Offset = 2h) [Reset = 0000h]

COMPSTS is shown in [Figure 13-10](#) and described in [Table 13-7](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Register

Figure 13-10. COMPSTS Register

| | | | | | | | |
|----------|----|----|----|------------|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | COMPLATCH | | COMPLSTS | |
| R-0h | | | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | COMPHLATCH | | COMPHSTS | |
| R-0h | | | | R-0h | | R-0h | |

Table 13-7. COMPSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9 | COMPLATCH | R | 0h | Latched value of low comparator digital filter output Reset type: SYSRSn |
| 8 | COMPLSTS | R | 0h | Low comparator digital filter output Reset type: SYSRSn |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1 | COMPHLATCH | R | 0h | Latched value of high comparator digital filter output Reset type: SYSRSn |
| 0 | COMPHSTS | R | 0h | High comparator digital filter output Reset type: SYSRSn |

13.9.2.4 COMPSTSCLR Register (Offset = 3h) [Reset = 0000h]

COMPSTSCLR is shown in [Figure 13-11](#) and described in [Table 13-8](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Clear Register

Figure 13-11. COMPSTSCLR Register

| | | | | | | | |
|----------|----|----|--------|----|------------|-----------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | LSYNCCLREN | LLATCHCLR | RESERVED |
| R-0h | | | R/W-0h | | R-0/W1S-0h | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | Hsyncclren | HLATCHCLR | RESERVED |
| R-0h | | | R/W-0h | | R-0/W1S-0h | R-0h | |

Table 13-8. COMPSTSCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|---------|-------|---|
| 15-11 | RESERVED | R | 0h | Reserved |
| 10 | LSYNCCLREN | R/W | 0h | Low comparator latch EPWMSYNC PER clear. Enable EPWMSYNC PER reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. 0 EPWMSYNC PER will not reset latch 1 EPWMSYNC PER will reset latch Reset type: SYSRSn |
| 9 | LLATCHCLR | R-0/W1S | 0h | Low comparator latch software clear. Perform software reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPLLATCH] Reset type: SYSRSn |
| 8-3 | RESERVED | R | 0h | Reserved |
| 2 | Hsyncclren | R/W | 0h | High comparator latch EPWMSYNC PER clear. Enable EPWMSYNC PER reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. 0 EPWMSYNC PER will not reset latch 1 EPWMSYNC PER will reset latch Reset type: SYSRSn |
| 1 | HLATCHCLR | R-0/W1S | 0h | High comparator latch software clear. Perform software reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPHLATCH] Reset type: SYSRSn |
| 0 | RESERVED | R | 0h | Reserved |

13.9.2.5 COMPDACHCTL Register (Offset = 4h) [Reset = 0000h]

COMPDACHCTL is shown in [Figure 13-12](#) and described in [Table 13-9](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register

Figure 13-12. COMPDACHCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|-------------|----------|-------------|----|----|-----------|---|
| FREESOFT | RAMPDIR | BLANKEN | BLANKSOURCE | | | | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWLOADSEL | RAMPLOADSEL | RESERVED | RAMPSOURCE | | | DACSOURCE | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | | | R/W-0h | |

Table 13-9. COMPDACHCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 15-14 | FREESOFT | R/W | 0h | Free-run or software-run emulation behavior. Behavior of the High/Low ramp generators during emulation suspend. 00b Ramp generator stops immediately during emulation suspend 01b Ramp generator completes current ramp and stops at next EPWMSYNCPER during emulation suspend 1Xb Ramp generator runs freely Reset type: SYSRSn |
| 13 | RAMPDIR | R/W | 0h | High Ramp Generator Direction control bit. 0 Decrementing Ramp. 1 Incrementing Ramp. Reset type: SYSRSn |
| 12 | BLANKEN | R/W | 0h | COMPH EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn |
| 11-8 | BLANKSOURCE | R/W | 0h | COMPH EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWMnBLANK Reset type: SYSRSn |
| 7 | SWLOADSEL | R/W | 0h | Software load select. Determines whether DACxVALA is updated from DACxVALS on SYCLK or EPWMSYNCPER. 0 DACxVALA is updated from DACxVALS on SYCLK 1 DACxVALA is updated from DACxVALS on EPWMSYNCPER Reset type: SYSRSn |
| 6 | RAMPLOADSEL | R/W | 0h | Ramp load select. Determines whether RAMPHSTS is updated from RAMPHREFA or RAMPHREFS when COMPSTS[COMPHSTS] is triggered. 0 RAMPHSTS is loaded from RAMPHREFA 1 RAMPHSTS is loaded from RAMPHREFS Reset type: SYSRSn |
| 5 | RESERVED | R/W | 0h | Reserved |

Table 13-9. COMPDACHCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|--|
| 4-1 | RAMPSOURCE | R/W | 0h | High Ramp generator source select. Determines which EPWMSYNCnPER signal is used within the COMPH Where n represents the maximum number of EPWMSYNCnPER signals available on the device: 0 EPWM1SYNCnPER 1 EPWM2SYNCnPER 2 EPWM3SYNCnPER ... n-1 EPWMnSYNCnPER Reset type: SYSRSn |
| 0 | DACSOURCE | R/W | 0h | DACH source select. Determines whether DACHVALA is updated from DACHVALS or from the high ramp generator. 0 DACHVALA is updated from DACHVALS 1 DACHVALA is updated from the high ramp generator Reset type: SYSRSn |

13.9.2.6 COMPDACHCTL2 Register (Offset = 5h) [Reset = 0000h]

COMPDACHCTL2 is shown in [Figure 13-13](#) and described in [Table 13-10](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register 2

Figure 13-13. COMPDACHCTL2 Register

| | | | | | | | |
|----------|----|----------|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | XTRIGCFG | | RESERVED | | | |
| R-0h | | R/W-0h | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | RESERVED | | | | | |
| | | R-0h | | | | | |

Table 13-10. COMPDACHCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13-12 | XTRIGCFG | R/W | 0h | Ramp Generator Cross Trigger Configuration 00 : RAMPH and RAMPL operate independently (RAMPH SOR and RAMPL SOR are triggered by their corresponding selected PWMSYNCx signals) 01 : RAMPL is cross triggered by RAMPH (RAMPH SOR is triggered by its selected PWMSYNCx signal and RAMPL SOR is triggered by RAMPH EOR) 10 : RAMPH is cross triggered by RAMPL (RAMPL SOR is triggered by its selected PWMSYNCx signal and RAMPH SOR is triggered by RAMPL EOR) 11 : Reserved Note : RAMPy SOR = Start of Ramp, RAMPy EOR = End of Ramp (COMPySTS signal) XTRIGCFG[0] = XTRIGCFG-L XTRIGCFG[1] = XTRIGCFG-H Reset type: SYSRSn |
| 11-0 | RESERVED | R | 0h | Reserved |

13.9.2.7 DACHVALS Register (Offset = 6h) [Reset = 0000h]

DACHVALS is shown in [Figure 13-14](#) and described in [Table 13-11](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Shadow Register

Figure 13-14. DACHVALS Register

| | | | | | | | |
|----------|----|----|----|--------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DACVAL | | | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACVAL | | | | | | R/W-0h | |

Table 13-11. DACHVALS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACVAL | R/W | 0h | High DAC shadow value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS is loaded into DACHVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn |

13.9.2.8 DACHVALA Register (Offset = 7h) [Reset = 0000h]

DACHVALA is shown in [Figure 13-15](#) and described in [Table 13-12](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Active Register

Figure 13-15. DACHVALA Register

| | | | | | | | |
|----------|----|----|----|--------|----|------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DACVAL | | | |
| R-0h | | | | | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACVAL | | | | | | R-0h | |

Table 13-12. DACHVALA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACVAL | R | 0h | High DAC active value. Value that is actively driven by the high DAC. Reset type: SYSRSn |

13.9.2.9 RAMPHREFA Register (Offset = 8h) [Reset = 0000h]

RAMPHREFA is shown in [Figure 13-16](#) and described in [Table 13-13](#).

Return to the [Summary Table](#).

CMPSS High Ramp Reference Active Register

Figure 13-16. RAMPHREFA Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPHREF | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPHREF | | | | | | | |
| R-0h | | | | | | | |

Table 13-13. RAMPHREFA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-0 | RAMPHREF | R | 0h | High Ramp reference active value. Latched value to be loaded into ramp generator RAMHPSTS. Reset type: SYSRSn |

13.9.2.10 RAMPHREFS Register (Offset = Ah) [Reset = 0000h]

RAMPHREFS is shown in [Figure 13-17](#) and described in [Table 13-14](#).

Return to the [Summary Table](#).

CMPSS High Ramp Reference Shadow Register

Figure 13-17. RAMPHREFS Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPHREF | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPHREF | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-14. RAMPHREFS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-0 | RAMPHREF | R/W | 0h | High Ramp reference shadow. Unlatched value to be loaded into ramp generator RAMPHSTS. Reset type: SYSRSn |

13.9.2.11 RAMPHSTEPVALA Register (Offset = Ch) [Reset = 0000h]

RAMPHSTEPVALA is shown in [Figure 13-18](#) and described in [Table 13-15](#).

Return to the [Summary Table](#).

CMPSS High Ramp Step Value Active Register

Figure 13-18. RAMPHSTEPVALA Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPHSTEPVAL | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPHSTEPVAL | | | | | | | |
| R-0h | | | | | | | |

Table 13-15. RAMPHSTEPVALA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-0 | RAMPHSTEPVAL | R | 0h | High Ramp step value active. Latched value that will be subtracted from RAMPHSTS. Reset type: SYSRSn |

13.9.2.12 RAMPHSTEPVALS Register (Offset = Eh) [Reset = 0000h]

RAMPHSTEPVALS is shown in [Figure 13-19](#) and described in [Table 13-16](#).

Return to the [Summary Table](#).

CMPSS High Ramp Step Value Shadow Register

Figure 13-19. RAMPHSTEPVALS Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPHSTEPVAL | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPHSTEPVAL | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-16. RAMPHSTEPVALS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-0 | RAMPHSTEPVAL | R/W | 0h | High Ramp step value shadow. Unlatched value to be loaded into RAMPHSTEPVALA. Reset type: SYSRSn |

13.9.2.13 RAMPHSTS Register (Offset = 10h) [Reset = 0000h]

RAMPHSTS is shown in [Figure 13-20](#) and described in [Table 13-17](#).

Return to the [Summary Table](#).

CMPSS High Ramp Status Register

Figure 13-20. RAMPHSTS Register

| | | | | | | | |
|------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPHVALUE | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPHVALUE | | | | | | | |
| R-0h | | | | | | | |

Table 13-17. RAMPHSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-0 | RAMPHVALUE | R | 0h | High Ramp value. Present value of ramp generator. Reset type: SYSRSn |

13.9.2.14 DACLVALS Register (Offset = 12h) [Reset = 0000h]

DACLVALS is shown in [Figure 13-21](#) and described in [Table 13-18](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Shadow Register

Figure 13-21. DACLVALS Register

| | | | | | | | |
|----------|----|----|----|--------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DACVAL | | | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACVAL | | | | | | R/W-0h | |

Table 13-18. DACLVALS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACVAL | R/W | 0h | Low DAC shadow value. value to be loaded into DACLVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn |

13.9.2.15 DACLVALA Register (Offset = 13h) [Reset = 0000h]

DACLVALA is shown in [Figure 13-22](#) and described in [Table 13-19](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Active Register

Figure 13-22. DACLVALA Register

| | | | | | | | |
|----------|----|----|----|---------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DACLVAL | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACLVAL | | | | R-0h | | | |

Table 13-19. DACLVALA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACLVAL | R | 0h | Low DAC active value. Value that is actively driven by the low DAC. Reset type: SYSRSn |

13.9.2.16 RAMPHDLYA Register (Offset = 14h) [Reset = 0000h]

RAMPHDLYA is shown in Figure 13-23 and described in Table 13-20.

Return to the [Summary Table](#).

CMPSS High Ramp Delay Active Register

Figure 13-23. RAMPHDLYA Register

| | | | | | | | |
|----------|----|-------|----|----|----|------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | DELAY | | | | | |
| R-0h | | | | | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DELAY | | | | | | R-0h | |

Table 13-20. RAMPHDLYA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-0 | DELAY | R | 0h | High Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator stepper after a EPWMSYNC PER is received. Reset type: SYSRSn |

13.9.2.17 RAMPHDLYS Register (Offset = 15h) [Reset = 0000h]

RAMPHDLYS is shown in [Figure 13-24](#) and described in [Table 13-21](#).

Return to the [Summary Table](#).

CMPSS High Ramp Delay Shadow Register

Figure 13-24. RAMPHDLYS Register

| | | | | | | | |
|----------|----|-------|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | DELAY | | | | | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DELAY | | | | | | R/W-0h | |

Table 13-21. RAMPHDLYS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-0 | DELAY | R/W | 0h | High Ramp delay shadow value. Unlatched value to be loaded into RAMPHDLYA. Reset type: SYSRSn |

13.9.2.18 CTRIPLFILCTL Register (Offset = 16h) [Reset = 0000h]

CTRIPLFILCTL is shown in [Figure 13-25](#) and described in [Table 13-22](#).

Return to the [Summary Table](#).

CTRIPL Filter Control Register

Figure 13-25. CTRIPLFILCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|--------|----|----|-----------|---------|---|---|
| FILINIT | THRESH | | | | SAMPWIN | | |
| R-0/W1S-0h | R/W-0h | | | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SAMPWIN | | | | FILTINSEL | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 13-22. CTRIPLFILCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|--|
| 15 | FILINIT | R-0/W1S | 0h | Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn |
| 14-9 | THRESH | R/W | 0h | Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn |
| 8-3 | SAMPWIN | R/W | 0h | Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn |
| 2-0 | FILTINSEL | R/W | 0h | Low filter Input Mux Select Bit 0 Selects the COMPL output as the filter input 1 Selects the external signal EXT_FILTIN_L[1] as the filter input 2 Selects the external signal EXT_FILTIN_L[2] as the filter input 7 Selects the external signal EXT_FILTIN_L[7] as the filter input Reset type: SYSRSn |

13.9.2.19 CTRIPLFILCLKCTL Register (Offset = 17h) [Reset = 0000h]

CTRIPLFILCLKCTL is shown in [Figure 13-26](#) and described in [Table 13-23](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register

Figure 13-26. CTRIPLFILCLKCTL Register

| | | | | | | | |
|-------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-23. CTRIPLFILCLKCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-0 | CLKPRESCALE | R/W | 0h | Low filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn |

13.9.2.20 CTRIPHFICTL Register (Offset = 18h) [Reset = 0000h]

CTRIPHFICTL is shown in [Figure 13-27](#) and described in [Table 13-24](#).

Return to the [Summary Table](#).

CTRIPH Filter Control Register

Figure 13-27. CTRIPHFICTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----|--------|----|-----------|----|---------|---|
| FILINIT | | THRESH | | | | SAMPWIN | |
| R-0/W1S-0h | | | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SAMPWIN | | | | FILTINSEL | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 13-24. CTRIPHFICTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|---|
| 15 | FILINIT | R-0/W1S | 0h | High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn |
| 14-9 | THRESH | R/W | 0h | High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn |
| 8-3 | SAMPWIN | R/W | 0h | High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn |
| 2-0 | FILTINSEL | R/W | 0h | High filter Input Mux Select Bit 0 Selects the COMPH output as the filter input 1 Selects the external signal EXT_FILTIN_H[1] as the filter input 2 Selects the external signal EXT_FILTIN_H[2] as the filter input 7 Selects the external signal EXT_FILTIN_H[7] as the filter input Reset type: SYSRSn |

13.9.2.21 CTRIPHFICLKCTL Register (Offset = 19h) [Reset = 0000h]

CTRIPHFICLKCTL is shown in [Figure 13-28](#) and described in [Table 13-25](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register

Figure 13-28. CTRIPHFICLKCTL Register

| | | | | | | | |
|-------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-25. CTRIPHFICLKCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|--|
| 15-0 | CLKPRESCALE | R/W | 0h | High filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn |

13.9.2.22 COMPLOCK Register (Offset = 1Ah) [Reset = 0000h]

COMPLOCK is shown in Figure 13-29 and described in Table 13-26.

Return to the [Summary Table](#).

CMPSS Lock Register

Figure 13-29. COMPLOCK Register

| | | | | | | | |
|----------|----|-------------|----|-------------|-------------|-------------|-------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | RESERVED | | CTRIP | DACCTL | COMPHYSCTL | COMPCTL |
| R-0h | | R/WSonce-0h | | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h | R/WSonce-0h |

Table 13-26. COMPLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|----------|-------|---|
| 15-5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R/WSonce | 0h | Reserved |
| 3 | CTRIP | R/WSonce | 0h | Lock write-access to the CTRIPxFILTCTL and CTRIPxFILCLKCTL* registers. 0 CTRIPxFILCTL and CTRIPxFILCLKCTL* registers are not locked. Write 0 to this bit has no effect. 1 CTRIPxFILCTL and CTRIPxFILCLKCTL* registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn |
| 2 | DACCTL | R/WSonce | 0h | Lock write-access to the COMPDAC*CTL* register(s). 0 COMPDAC*CTL* register(s) not locked. Write 0 to this bit has no effect. 1 COMPDAC*CTL* register(s) locked. Only a system reset can clear this bit. Reset type: SYSRSn |
| 1 | COMPHYSCTL | R/WSonce | 0h | Lock write-access to the COMPHYSCTL register. 0 COMPHYSCTL register is not locked. Write 0 to this bit has no effect. 1 COMPHYSCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn |
| 0 | COMPCTL | R/WSonce | 0h | Lock write-access to the COMPCTL register. 0 COMPCTL register is not locked. Write 0 to this bit has no effect. 1 COMPCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn |

13.9.2.23 COMPDACLCTL Register (Offset = 24h) [Reset = 0000h]

COMPDACLCTL is shown in [Figure 13-30](#) and described in [Table 13-27](#).

Return to the [Summary Table](#).

CMPSS Low DAC Control Register

Figure 13-30. COMPDACLCTL Register

| | | | | | | | |
|----------|-------------|----------|------------|-------------|----|-----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | RAMPDIR | BLANKEN | BLANKSOURCE | | | |
| R-0h | | R/W-0h | | R/W-0h | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RAMPLOADSEL | RESERVED | RAMPSOURCE | | | DACSOURCE | |
| R-0h | | R/W-0h | | R-0h | | | R/W-0h |
| R/W-0h | | | | | | | |

Table 13-27. COMPDACLCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|---|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | RAMPDIR | R/W | 0h | Low Ramp Generator Direction control bit. 0 Decrementing Ramp. 1 Incrementing Ramp. Reset type: SYSRSn |
| 12 | BLANKEN | R/W | 0h | COMPL EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn |
| 11-8 | BLANKSOURCE | R/W | 0h | COMPL EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWMnBLANK Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RAMPLOADSEL | R/W | 0h | Ramp load select. Determines whether RAMPLSTS is updated from RAMPLREFA or RAMPLREFS when COMPSTS[COMPLSTS] is triggered. 0 RAMPLSTS is loaded from RAMPLREFA 1 RAMPLSTS is loaded from RAMPLREFS Reset type: SYSRSn |
| 5 | RESERVED | R | 0h | Reserved |
| 4-1 | RAMPSOURCE | R/W | 0h | Low Ramp generator source select. Determines which EPWMSYNCPER signal is used within the COMPL Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn |

Table 13-27. COMPDACLCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | DACSOURCE | R/W | 0h | DACL source select. Determines whether DACLVALA is updated from DACLVALS or from the low ramp generator. 0 DACLVALA is updated from DACLVALS 1 DACLVALA is updated from the low ramp generator Reset type: SYSRSn |

13.9.2.24 RAMPLREFA Register (Offset = 28h) [Reset = 0000h]

RAMPLREFA is shown in Figure 13-31 and described in Table 13-28.

Return to the [Summary Table](#).

CMPSS Low Ramp Reference Active Register

Figure 13-31. RAMPLREFA Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPLREF | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPLREF | | | | | | | |
| R-0h | | | | | | | |

Table 13-28. RAMPLREFA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-0 | RAMPLREF | R | 0h | Low Ramp reference active value. Latched value to be loaded into ramp generator RAMHPSTS. Reset type: SYSRSn |

13.9.2.25 RAMPLREFS Register (Offset = 2Ah) [Reset = 0000h]

RAMPLREFS is shown in Figure 13-32 and described in Table 13-29.

Return to the [Summary Table](#).

CMPSS Low Ramp Reference Shadow Register

Figure 13-32. RAMPLREFS Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPLREF | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPLREF | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-29. RAMPLREFS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-0 | RAMPLREF | R/W | 0h | Low Ramp reference shadow. Unlatched value to be loaded into ramp generator RAMPHSTS. Reset type: SYSRSn |

13.9.2.26 RAMPLSTEPVALA Register (Offset = 2Ch) [Reset = 0000h]

RAMPLSTEPVALA is shown in [Figure 13-33](#) and described in [Table 13-30](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Step Value Active Register

Figure 13-33. RAMPLSTEPVALA Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPLSTEPVAL | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPLSTEPVAL | | | | | | | |
| R-0h | | | | | | | |

Table 13-30. RAMPLSTEPVALA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|--|
| 15-0 | RAMPLSTEPVAL | R | 0h | Low Ramp step value active. Latched value that will be subtracted from RAMPHSTS. Reset type: SYSRSn |

13.9.2.27 RAMPLSTEPVALS Register (Offset = 2Eh) [Reset = 0000h]

RAMPLSTEPVALS is shown in [Figure 13-34](#) and described in [Table 13-31](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Step Value Shadow Register

Figure 13-34. RAMPLSTEPVALS Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPLSTEPVAL | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPLSTEPVAL | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-31. RAMPLSTEPVALS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|--|
| 15-0 | RAMPLSTEPVAL | R/W | 0h | Low Ramp step value shadow. Unlatched value to be loaded into RAMPHSTEPVALA. Reset type: SYSRSn |

13.9.2.28 RAMPLSTS Register (Offset = 30h) [Reset = 0000h]

RAMPLSTS is shown in [Figure 13-35](#) and described in [Table 13-32](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Status Register

Figure 13-35. RAMPLSTS Register

| | | | | | | | |
|------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RAMPLVALUE | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMPLVALUE | | | | | | | |
| R-0h | | | | | | | |

Table 13-32. RAMPLSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 15-0 | RAMPLVALUE | R | 0h | Low Ramp value. Present value of ramp generator. Reset type: SYSRSn |

13.9.2.29 RAMPLDLYA Register (Offset = 34h) [Reset = 0000h]

RAMPLDLYA is shown in Figure 13-36 and described in Table 13-33.

Return to the [Summary Table](#).

CMPSS Low Ramp Delay Active Register

Figure 13-36. RAMPLDLYA Register

| | | | | | | | |
|----------|----|-------|----|------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | DELAY | | | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DELAY | | | | R-0h | | | |

Table 13-33. RAMPLDLYA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-0 | DELAY | R | 0h | Low Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator stepper after a EPWMSYNCPER is received. Reset type: SYSRSn |

13.9.2.30 RAMPLDLYS Register (Offset = 35h) [Reset = 0000h]

RAMPLDLYS is shown in [Figure 13-37](#) and described in [Table 13-34](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Delay Shadow Register

Figure 13-37. RAMPLDLYS Register

| | | | | | | | |
|----------|----|------|-------|--------|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DELAY | | | |
| | | R-0h | | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | DELAY | | | | |
| | | | | R/W-0h | | | |

Table 13-34. RAMPLDLYS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-0 | DELAY | R/W | 0h | Low Ramp delay shadow value. Unlatched value to be loaded into RAMPHDLYA. Reset type: SYSRSn |

13.9.2.31 CTRIPLFILCLKCTL2 Register (Offset = 37h) [Reset = 0000h]

CTRIPLFILCLKCTL2 is shown in [Figure 13-38](#) and described in [Table 13-35](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register 2

Figure 13-38. CTRIPLFILCLKCTL2 Register

| | | | | | | | |
|------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPSCALEU | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-35. CTRIPLFILCLKCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | CLKPSCALEU | R/W | 0h | COMP Low filter sample clock prescale Upper Bits. The effective prescale value is (CLKPSCALEH:CLKPSCALE)+1 Reset type: SYSRSn |

13.9.2.32 CTRIPHFICLKCTL2 Register (Offset = 39h) [Reset = 0000h]

CTRIPHFICLKCTL2 is shown in [Figure 13-39](#) and described in [Table 13-36](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register 2

Figure 13-39. CTRIPHFICLKCTL2 Register

| | | | | | | | |
|------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPSCALEU | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-36. CTRIPHFICLKCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | CLKPSCALEU | R/W | 0h | COMP High filter sample clock prescale Upper Bits. The effective prescale value is (CLKPSCALEH:CLKPSCALE)+1 Reset type: SYSRSn |

13.9.3 CMPSS_LITE_REGS Registers

Table 13-37 lists the memory-mapped registers for the CMPSS_LITE_REGS registers. All register offset addresses not listed in **Table 13-37** should be considered as reserved locations and the register contents should not be modified.

Table 13-37. CMPSS_LITE_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|--|------------------|---------|
| 0h | COMPCTL | CMPSS Comparator Control Register | EALLOW | Go |
| 1h | COMPHYSCTL | CMPSS Comparator Hysteresis Control Register | EALLOW | Go |
| 2h | COMPSTS | CMPSS Comparator Status Register | | Go |
| 3h | COMPSTSCLR | CMPSS Comparator Status Clear Register | EALLOW | Go |
| 4h | COMPDACHCTL | CMPSS High DAC Control Register | EALLOW | Go |
| 6h | DACHVALS | CMPSS High DAC Value Shadow Register | | Go |
| 7h | DACHVALA | CMPSS High DAC Value Active Register | | Go |
| 12h | DACLVALS | CMPSS Low DAC Value Shadow Register | | Go |
| 13h | DACLVALA | CMPSS Low DAC Value Active Register | | Go |
| 16h | CTRIPLFILCTL | CTRIPL Filter Control Register | EALLOW | Go |
| 17h | CTRIPLFILCLKCTL | CTRIPL Filter Clock Control Register | EALLOW | Go |
| 18h | CTRIPHFILCTL | CTRIPH Filter Control Register | EALLOW | Go |
| 19h | CTRIPHFILCLKCTL | CTRIPH Filter Clock Control Register | EALLOW | Go |
| 1Ah | COMPLOCK | CMPSS Lock Register | EALLOW | Go |
| 24h | COMPDACLCTL | CMPSS Low DAC Control Register | EALLOW | Go |
| 37h | CTRIPLFILCLKCTL2 | CTRIPL Filter Clock Control Register 2 | EALLOW | Go |
| 39h | CTRIPHFILCLKCTL2 | CTRIPH Filter Clock Control Register 2 | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 13-38** shows the codes that are used for access types in this section.

Table 13-38. CMPSS_LITE_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

13.9.3.1 COMPCTL Register (Offset = 0h) [Reset = 0000h]

COMPCTL is shown in [Figure 13-40](#) and described in [Table 13-39](#).

Return to the [Summary Table](#).

CMPSS Comparator Control Register

Figure 13-40. COMPCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|--------------|----|-----------|----------|-------------|---|
| COMPDACE | ASYNCLEN | CTRIPOUTLSEL | | CTRIPSEL | COMPLINV | COMPLSOURCE | |
| R/W-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | ASYNCHEN | CTRIPOUTHSEL | | CTRIPHSEL | COMPHINV | COMPHSOURCE | |
| R-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |

Table 13-39. COMPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 15 | COMPDACE | R/W | 0h | Comparator/DAC enable. 0 Comparator/DAC disabled 1 Comparator/DAC enabled Reset type: SYSRSn |
| 14 | ASYNCLEN | R/W | 0h | Low comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPSEL=3 or CTRIPOUTLSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn |
| 13-12 | CTRIPOUTLSEL | R/W | 0h | Low comparator CTRIPOUTL source select. 0 Asynchronous comparator output drives CTRIPOUTL 1 Synchronous comparator output drives CTRIPOUTL 2 Output of digital filter drives CTRIPOUTL 3 Latched output of digital filter drives CTRIPOUTL Reset type: SYSRSn |
| 11-10 | CTRIPSEL | R/W | 0h | Low comparator CTRIPSEL source select. 0 Asynchronous comparator output drives CTRIPSEL 1 Synchronous comparator output drives CTRIPSEL 2 Output of digital filter drives CTRIPSEL 3 Latched output of digital filter drives CTRIPSEL Reset type: SYSRSn |
| 9 | COMPLINV | R/W | 0h | Low comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn |
| 8 | COMPLSOURCE | R/W | 0h | Low comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |

Table 13-39. COMPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|--|
| 6 | ASYNCHEN | R/W | 0h | High comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPOUTHSEL=3 or CTRIPOUTHSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn |
| 5-4 | CTRIPUTHSEL | R/W | 0h | High comparator CTRIPOUTH source select. 0 Asynchronous comparator output drives CTRIPOUTH 1 Synchronous comparator output drives CTRIPOUTH 2 Output of digital filter drives CTRIPOUTH 3 Latched output of digital filter drives CTRIPOUTH Reset type: SYSRSn |
| 3-2 | CTRIPHSEL | R/W | 0h | High comparator CTRIPH source select. 0 Asynchronous comparator output drives CTRIPH 1 Synchronous comparator output drives CTRIPH 2 Output of digital filter drives CTRIPH 3 Latched output of digital filter drives CTRIPH Reset type: SYSRSn |
| 1 | COMPHINV | R/W | 0h | High comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn |
| 0 | COMPHSOURCE | R/W | 0h | High comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn |

13.9.3.2 COMPHYSCTL Register (Offset = 1h) [Reset = 0000h]

COMPHYSCTL is shown in [Figure 13-41](#) and described in [Table 13-40](#).

Return to the [Summary Table](#).

CMPSS Comparator Hysteresis Control Register

Figure 13-41. COMPHYSCTL Register

| | | | | | | | | | | | |
|----------|----|----|----|---------|----|---|---|--|--|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
| RESERVED | | | | | | | | | | | |
| R-0h | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | COMPHYS | | | | | | | |
| R-0h | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | |

Table 13-40. COMPHYSCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R | 0h | Reserved |
| 3-0 | COMPHYS | R/W | 0h | Comparator hysteresis. Sets the amount of hysteresis on the comparator inputs. 0 None 1 Set to typical hysteresis 2 Set to 2x of typical hysteresis 3 Set to 3x of typical hysteresis 4 Set to 4x of typical hysteresis others : undefined Reset type: SYSRSn |

13.9.3.3 COMPSTS Register (Offset = 2h) [Reset = 0000h]

COMPSTS is shown in [Figure 13-42](#) and described in [Table 13-41](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Register

Figure 13-42. COMPSTS Register

| | | | | | | | |
|----------|----|----|----|------------|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | COMPLATCH | | COMPLSTS | |
| R-0h | | | | R-0h | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | COMPHLATCH | | COMPHSTS | |
| R-0h | | | | R-0h | | R-0h | |

Table 13-41. COMPSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|--|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9 | COMPLATCH | R | 0h | Latched value of low comparator digital filter output Reset type: SYSRSn |
| 8 | COMPLSTS | R | 0h | Low comparator digital filter output Reset type: SYSRSn |
| 7-2 | RESERVED | R | 0h | Reserved |
| 1 | COMPHLATCH | R | 0h | Latched value of high comparator digital filter output Reset type: SYSRSn |
| 0 | COMPHSTS | R | 0h | High comparator digital filter output Reset type: SYSRSn |

13.9.3.4 COMPSTSCLR Register (Offset = 3h) [Reset = 0000h]

COMPSTSCLR is shown in [Figure 13-43](#) and described in [Table 13-42](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Clear Register

Figure 13-43. COMPSTSCLR Register

| | | | | | | | |
|----------|----|----|----|------------|------------|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | LSYNCCLREN | LLATCHCLR | RESERVED | |
| R-0h | | | | R/W-0h | R-0/W1S-0h | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | Hsyncclren | Hlatchclr | RESERVED | |
| R-0h | | | | R/W-0h | R-0/W1S-0h | R-0h | |

Table 13-42. COMPSTSCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|---------|-------|---|
| 15-11 | RESERVED | R | 0h | Reserved |
| 10 | LSYNCCLREN | R/W | 0h | Low comparator latch EPWMSYNC PER clear. Enable EPWMSYNC PER reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. 0 EPWMSYNC PER will not reset latch 1 EPWMSYNC PER will reset latch Reset type: SYSRSn |
| 9 | LLATCHCLR | R-0/W1S | 0h | Low comparator latch software clear. Perform software reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPLLATCH] Reset type: SYSRSn |
| 8-3 | RESERVED | R | 0h | Reserved |
| 2 | Hsyncclren | R/W | 0h | High comparator latch EPWMSYNC PER clear. Enable EPWMSYNC PER reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. 0 EPWMSYNC PER will not reset latch 1 EPWMSYNC PER will reset latch Reset type: SYSRSn |
| 1 | Hlatchclr | R-0/W1S | 0h | High comparator latch software clear. Perform software reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPHLATCH] Reset type: SYSRSn |
| 0 | RESERVED | R | 0h | Reserved |

13.9.3.5 COMPDACHCTL Register (Offset = 4h) [Reset = 0000h]

COMPDACHCTL is shown in [Figure 13-44](#) and described in [Table 13-43](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register

Figure 13-44. COMPDACHCTL Register

| | | | | | | | |
|-----------|----------|----------|------------|-------------|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | RESERVED | BLANKEN | BLANKSOURCE | | | |
| R/W-0h | | R/W-0h | R/W-0h | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWLOADSEL | RESERVED | RESERVED | RAMPSOURCE | | | RESERVED | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | | | R/W-0h | |

Table 13-43. COMPDACHCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|---|
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | BLANKEN | R/W | 0h | COMPH EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn |
| 11-8 | BLANKSOURCE | R/W | 0h | COMPH EPWMBLANK source select. This bit field determines which EPWM _n BLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWM _n BLANK Reset type: SYSRSn |
| 7 | SWLOADSEL | R/W | 0h | Software load select. Determines whether DAC _x VALA is updated from DAC _x VALS on SYSCLK or EPWMSYNCPER. 0 DAC _x VALA is updated from DAC _x VALS on SYSCLK 1 DAC _x VALA is updated from DAC _x VALS on EPWMSYNCPER Reset type: SYSRSn |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4-1 | RAMPSOURCE | R/W | 0h | EPWMSYNCPER source select. Determines which EPWM _n SYNCPER signal is used within the COMPH Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWM _n SYNCPER Reset type: SYSRSn |
| 0 | RESERVED | R/W | 0h | Reserved |

13.9.3.6 DACHVALS Register (Offset = 6h) [Reset = 0000h]

DACHVALS is shown in [Figure 13-45](#) and described in [Table 13-44](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Shadow Register

Figure 13-45. DACHVALS Register

| | | | | | | | |
|----------|----|----|----|--------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DACVAL | | | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACVAL | | | | | | R/W-0h | |

Table 13-44. DACHVALS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACVAL | R/W | 0h | High DAC shadow value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS is loaded into DACHVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn |

13.9.3.7 DACHVALA Register (Offset = 7h) [Reset = 0000h]

DACHVALA is shown in [Figure 13-46](#) and described in [Table 13-45](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Active Register

Figure 13-46. DACHVALA Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | DACVAL | |
| R-0h | | | | | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACVAL | | | | | | R-0h | |

Table 13-45. DACHVALA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACVAL | R | 0h | High DAC active value. Value that is actively driven by the high DAC. Reset type: SYSRSn |

13.9.3.8 DACLVALS Register (Offset = 12h) [Reset = 0000h]

DACLVALS is shown in [Figure 13-47](#) and described in [Table 13-46](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Shadow Register

Figure 13-47. DACLVALS Register

| | | | | | | | |
|----------|----|----|----|----|----|---------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | DACLVAL | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACLVAL | | | | | | R/W-0h | |

Table 13-46. DACLVALS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACLVAL | R/W | 0h | Low DAC shadow value. value to be loaded into DACLVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn |

13.9.3.9 DACLVALA Register (Offset = 13h) [Reset = 0000h]

DACLVALA is shown in [Figure 13-48](#) and described in [Table 13-47](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Active Register

Figure 13-48. DACLVALA Register

| | | | | | | | |
|----------|----|----|----|--------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DACVAL | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACVAL | | | | R-0h | | | |

Table 13-47. DACLVALA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-0 | DACVAL | R | 0h | Low DAC active value. Value that is actively driven by the low DAC. Reset type: SYSRSn |

13.9.3.10 CTRIPLFILCTL Register (Offset = 16h) [Reset = 0000h]

CTRIPLFILCTL is shown in [Figure 13-49](#) and described in [Table 13-48](#).

Return to the [Summary Table](#).

CTRIPL Filter Control Register

Figure 13-49. CTRIPLFILCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----|--------|----|-----------|----|---------|---|
| FILINIT | | THRESH | | | | SAMPWIN | |
| R-0/W1S-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SAMPWIN | | | | FILTINSEL | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 13-48. CTRIPLFILCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|--|
| 15 | FILINIT | R-0/W1S | 0h | Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn |
| 14-9 | THRESH | R/W | 0h | Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn |
| 8-3 | SAMPWIN | R/W | 0h | Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn |
| 2-0 | FILTINSEL | R/W | 0h | Low filter Input Mux Select Bit 0 Selects the COMPL output as the filter input 1 Selects the external signal EXT_FILTIN_L[1] as the filter input 2 Selects the external signal EXT_FILTIN_L[2] as the filter input 7 Selects the external signal EXT_FILTIN_L[7] as the filter input Reset type: SYSRSn |

13.9.3.11 CTRIPLFILCLKCTL Register (Offset = 17h) [Reset = 0000h]

CTRIPLFILCLKCTL is shown in [Figure 13-50](#) and described in [Table 13-49](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register

Figure 13-50. CTRIPLFILCLKCTL Register

| | | | | | | | |
|-------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-49. CTRIPLFILCLKCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-0 | CLKPRESCALE | R/W | 0h | Low filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn |

13.9.3.12 CTRIPHFICTL Register (Offset = 18h) [Reset = 0000h]

CTRIPHFICTL is shown in [Figure 13-51](#) and described in [Table 13-50](#).

Return to the [Summary Table](#).

CTRIPH Filter Control Register

Figure 13-51. CTRIPHFICTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----|--------|----|-----------|----|---------|---|
| FILINIT | | THRESH | | | | SAMPWIN | |
| R-0/W1S-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SAMPWIN | | | | FILTINSEL | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 13-50. CTRIPHFICTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|---|
| 15 | FILINIT | R-0/W1S | 0h | High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn |
| 14-9 | THRESH | R/W | 0h | High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn |
| 8-3 | SAMPWIN | R/W | 0h | High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn |
| 2-0 | FILTINSEL | R/W | 0h | High filter Input Mux Select Bit 0 Selects the COMPL output as the filter input 1 Selects the external signal EXT_FILTIN_H[1] as the filter input 2 Selects the external signal EXT_FILTIN_H[2] as the filter input 7 Selects the external signal EXT_FILTIN_H[7] as the filter input Reset type: SYSRSn |

13.9.3.13 CTRIPHFICLKCTL Register (Offset = 19h) [Reset = 0000h]

CTRIPHFICLKCTL is shown in [Figure 13-52](#) and described in [Table 13-51](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register

Figure 13-52. CTRIPHFICLKCTL Register

| | | | | | | | |
|-------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPRESCALE | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-51. CTRIPHFICLKCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|--|
| 15-0 | CLKPRESCALE | R/W | 0h | High filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn |

13.9.3.14 COMPLOCK Register (Offset = 1Ah) [Reset = 0000h]

COMPLOCK is shown in Figure 13-53 and described in Table 13-52.

Return to the [Summary Table](#).

CMPSS Lock Register

Figure 13-53. COMPLOCK Register

| | | | | | | | | |
|----------|----|-------------|----------|-------------|-------|-------------|------------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RESERVED | | | RESERVED | | CTRIP | DACCTL | COMPHYSCTL | COMPCTL |
| R-0h | | R/WSonce-0h | | R/WSonce-0h | | R/WSonce-0h | | |

Table 13-52. COMPLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|----------|-------|---|
| 15-5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R/WSonce | 0h | Reserved |
| 3 | CTRIP | R/WSonce | 0h | Lock write-access to the CTRIPxFILTCTL and CTRIPxFILCLKCTL* registers. 0 CTRIPxFILCTL and CTRIPxFILCLKCTL* registers are not locked. Write 0 to this bit has no effect. 1 CTRIPxFILCTL and CTRIPxFILCLKCTL* registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn |
| 2 | DACCTL | R/WSonce | 0h | Lock write-access to the COMPDAC*CTL* register(s). 0 COMPDAC*CTL* register(s) not locked. Write 0 to this bit has no effect. 1 COMPDAC*CTL* register(s) locked. Only a system reset can clear this bit. Reset type: SYSRSn |
| 1 | COMPHYSCTL | R/WSonce | 0h | Lock write-access to the COMPHYSCTL register. 0 COMPHYSCTL register is not locked. Write 0 to this bit has no effect. 1 COMPHYSCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn |
| 0 | COMPCTL | R/WSonce | 0h | Lock write-access to the COMPCTL register. 0 COMPCTL register is not locked. Write 0 to this bit has no effect. 1 COMPCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn |

13.9.3.15 COMPDACLCTL Register (Offset = 24h) [Reset = 0000h]

COMPDACLCTL is shown in [Figure 13-54](#) and described in [Table 13-53](#).

Return to the [Summary Table](#).

CMPSS Low DAC Control Register

Figure 13-54. COMPDACLCTL Register

| | | | | | | | |
|----------|----------|----------|------------|-------------|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | RESERVED | BLANKEN | BLANKSOURCE | | | |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | RESERVED | RAMPSOURCE | | | RESERVED | |
| R-0h | | R/W-0h | R-0h | R/W-0h | | R/W-0h | |

Table 13-53. COMPDACLCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | RESERVED | R/W | 0h | Reserved |
| 12 | BLANKEN | R/W | 0h | COMPL EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn |
| 11-8 | BLANKSOURCE | R/W | 0h | COMPL EPWMBLANK source select. This bit field determines which EPWM _n BLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWM _n BLANK Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R | 0h | Reserved |
| 4-1 | RAMPSOURCE | R/W | 0h | EPWMSYNC _n PER source select. Determines which EPWM _n SYNC _n PER signal is used within the COMPL Where n represents the maximum number of EPWMSYNC _n PER signals available on the device: 0 EPWM1SYNC _n PER 1 EPWM2SYNC _n PER 2 EPWM3SYNC _n PER ... n-1 EPWM _n SYNC _n PER Reset type: SYSRSn |
| 0 | RESERVED | R/W | 0h | Reserved |

13.9.3.16 CTRIPLFILCLKCTL2 Register (Offset = 37h) [Reset = 0000h]

CTRIPLFILCLKCTL2 is shown in [Figure 13-55](#) and described in [Table 13-54](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register 2

Figure 13-55. CTRIPLFILCLKCTL2 Register

| | | | | | | | |
|------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPSCALEU | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-54. CTRIPLFILCLKCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | CLKPSCALEU | R/W | 0h | COMP Low filter sample clock prescale Upper Bits. The effective prescale value is (CLKPSCALEH:CLKPSCALE)+1 Reset type: SYSRSn |

13.9.3.17 CTRIPHFICLKCTL2 Register (Offset = 39h) [Reset = 0000h]

CTRIPHFICLKCTL2 is shown in [Figure 13-56](#) and described in [Table 13-55](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register 2

Figure 13-56. CTRIPHFICLKCTL2 Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLKPRESCALEU | | | | | | | |
| R/W-0h | | | | | | | |

Table 13-55. CTRIPHFICLKCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | CLKPRESCALEU | R/W | 0h | COMP High filter sample clock prescale Upper Bits. The effective prescale value is (CLKPRESCALEH:CLKPRESCALE)+1 Reset type: SYSRSn |

13.9.4 CMPSS Registers to Driverlib Functions

Table 13-56. CMPSS Registers to Driverlib Functions

| File | Driverlib Function |
|-------------------|--------------------------------------|
| COMPCTL | |
| cmpss.h | CMPSS_enableModule |
| cmpss.h | CMPSS_disableModule |
| cmpss.h | CMPSS_configHighComparator |
| cmpss.h | CMPSS_configLowComparator |
| cmpss.h | CMPSS_configOutputsHigh |
| cmpss.h | CMPSS_configOutputsLow |
| COMPHYSCTL | |
| cmpss.h | CMPSS_setHysteresis |
| COMPSTS | |
| cmpss.c | CMPSS_configLatchOnPWMSYNC |
| cmpss.h | CMPSS_getStatus |
| cmpss.h | CMPSS_clearFilterLatchHigh |
| cmpss.h | CMPSS_clearFilterLatchLow |
| cmpss.h | CMPSS_enableLatchResetOnPWMSYNCHigh |
| cmpss.h | CMPSS_disableLatchResetOnPWMSYNCHigh |
| cmpss.h | CMPSS_enableLatchResetOnPWMSYNCLow |
| cmpss.h | CMPSS_disableLatchResetOnPWMSYNCLow |
| COMPSTSCLR | |
| cmpss.c | CMPSS_configLatchOnPWMSYNC |
| cmpss.h | CMPSS_clearFilterLatchHigh |
| cmpss.h | CMPSS_clearFilterLatchLow |
| cmpss.h | CMPSS_enableLatchResetOnPWMSYNCHigh |
| cmpss.h | CMPSS_disableLatchResetOnPWMSYNCHigh |

Table 13-56. CMPSS Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|-------------------------------------|
| cmpss.h | CMPSS_enableLatchResetOnPWMSYNCLow |
| cmpss.h | CMPSS_disableLatchResetOnPWMSYNCLow |
| COMPDACHCTL | |
| cmpss.c | CMPSS_configRamp |
| cmpss.c | CMPSS_configRampHigh |
| cmpss.c | CMPSS_configRampLow |
| cmpss.h | CMPSS_configDAC |
| cmpss.h | CMPSS_configDACHigh |
| cmpss.h | CMPSS_setRampDirectionHigh |
| cmpss.h | CMPSS_configureRampXTriggerHigh |
| cmpss.h | CMPSS_configureSyncSourceHigh |
| cmpss.h | CMPSS_configBlanking |
| cmpss.h | CMPSS_enableBlanking |
| cmpss.h | CMPSS_disableBlanking |
| cmpss.h | CMPSS_configBlankingSourceHigh |
| cmpss.h | CMPSS_enableBlankingHigh |
| cmpss.h | CMPSS_disableBlankingHigh |
| COMPDACHCTL2 | |
| cmpss.h | CMPSS_configureRampXTriggerHigh |
| DACHVALS | |
| cmpss.h | CMPSS_setDACValueHigh |
| DACHVALA | |
| cmpss.h | CMPSS_getDACValueHigh |
| RAMPHREFA | |
| cmpss.h | CMPSS_getMaxRampValue |
| cmpss.h | CMPSS_getRampReferenceHigh |
| RAMPHREFS | |
| cmpss.c | CMPSS_configRamp |
| cmpss.h | CMPSS_setMaxRampValue |
| cmpss.h | CMPSS_setRampReferenceHigh |
| RAMPHSTEPVALA | |
| cmpss.h | CMPSS_getRampDecValue |
| cmpss.h | CMPSS_getRampStepHigh |
| RAMPHSTEPVALS | |
| cmpss.c | CMPSS_configRamp |
| cmpss.h | CMPSS_setRampDecValue |
| cmpss.h | CMPSS_setRampStepHigh |
| RAMPHSTS | |
| - | |
| DACLVALS | |
| cmpss.h | CMPSS_setDACValueLow |
| DACLVALA | |
| cmpss.h | CMPSS_getDACValueLow |
| RAMPHDLYA | |
| cmpss.h | CMPSS_getRampDelayValue |

Table 13-56. CMPSS Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------------|--------------------------------|
| cmpss.h | CMPSS_getRampDelayHigh |
| RAMPHDLYS | |
| cmpss.c | CMPSS_configRamp |
| cmpss.h | CMPSS_setRampDelayValue |
| cmpss.h | CMPSS_setRampDelayHigh |
| CTRIPLFILCTL | |
| cmpss.c | CMPSS_configFilterLow |
| cmpss.h | CMPSS_initFilterLow |
| cmpss.h | CMPSS_configureFilterInputLow |
| CTRIPLFILCLKCTL | |
| cmpss.c | CMPSS_configFilterLow |
| CTRIPHFIILCTL | |
| cmpss.c | CMPSS_configFilterHigh |
| cmpss.h | CMPSS_initFilterHigh |
| cmpss.h | CMPSS_configureFilterInputHigh |
| CTRIPHFIILCLKCTL | |
| cmpss.c | CMPSS_configFilterHigh |
| COMPLOCK | |
| - | |
| COMPDACLCTL | |
| cmpss.h | CMPSS_configDACLow |
| cmpss.h | CMPSS_setRampDirectionLow |
| cmpss.h | CMPSS_configureSyncSourceLow |
| cmpss.h | CMPSS_configBlankingSourceLow |
| cmpss.h | CMPSS_enableBlankingLow |
| cmpss.h | CMPSS_disableBlankingLow |
| RAMPLREFA | |
| cmpss.h | CMPSS_getRampReferenceLow |
| RAMPLREFS | |
| cmpss.h | CMPSS_setRampReferenceLow |
| RAMPLSTEPVALA | |
| cmpss.h | CMPSS_getRampStepLow |
| RAMPLSTEPVALS | |
| cmpss.h | CMPSS_setRampStepLow |
| RAMPLSTS | |
| - | |
| RAMPLDLYA | |
| cmpss.h | CMPSS_getRampDelayLow |
| RAMPLDLYS | |
| cmpss.h | CMPSS_setRampDelayLow |
| CTRIPLFILCLKCTL2 | |
| cmpss.c | CMPSS_configFilterLow |
| CTRIPHFIILCLKCTL2 | |
| cmpss.c | CMPSS_configFilterHigh |

13.9.5 CMPSS_LITE Registers to Driverlib Functions

Table 13-57. CMPSS_LITE Registers to Driverlib Functions

| File | Driverlib Function |
|--------------------------|--|
| COMPCTL | |
| - | |
| COMPHYSCTL | |
| - | |
| COMPSTS | |
| - | |
| COMPSTSCLR | |
| - | |
| COMPDACHCTL | |
| cmpss_lite.h | static inline void CMPSSLITE_configDAC |
| cmpss_lite.h | static inline void CMPSSLITE_configDACHigh |
| DACHVALS | |
| - | |
| DACHVALA | |
| - | |
| DACLVALS | |
| - | |
| DACLVALA | |
| - | |
| CTRIPLFILCTL | |
| - | |
| CTRIPLFILCLKCTL | |
| - | |
| CTRIPHIFILCTL | |
| - | |
| CTRIPHIFILCLKCTL | |
| - | |
| COMPLOCK | |
| - | |
| COMPDAACLCTL | |
| - | |
| CTRIPLFILCLKCTL2 | |
| - | |
| CTRIPHIFILCLKCTL2 | |
| - | |

Chapter 14

Enhanced Pulse Width Modulator (ePWM)



The enhanced pulse width modulator (ePWM) peripheral is a key element in controlling many of the power electronic systems found in both commercial and industrial equipment. These systems include digital motor control, switch mode power supply control, uninterruptible power supplies (UPS), and other forms of power conversion. The ePWM peripheral can also perform a digital-to-analog (DAC) function, where the duty cycle is equivalent to a DAC analog value; it is sometimes referred to as a power DAC.

This chapter is applicable for ePWM type 4 with added register protection capability. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with an ePWM module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

| | |
|---|-------------|
| 14.1 Introduction..... | 1326 |
| 14.2 Configuring Device Pins..... | 1333 |
| 14.3 ePWM Modules Overview..... | 1333 |
| 14.4 Time-Base (TB) Submodule..... | 1335 |
| 14.5 Counter-Compare (CC) Submodule..... | 1350 |
| 14.6 Action-Qualifier (AQ) Submodule..... | 1356 |
| 14.7 Dead-Band Generator (DB) Submodule..... | 1369 |
| 14.8 PWM Chopper (PC) Submodule..... | 1376 |
| 14.9 Trip-Zone (TZ) Submodule..... | 1380 |
| 14.10 Event-Trigger (ET) Submodule..... | 1386 |
| 14.11 Digital Compare (DC) Submodule..... | 1391 |
| 14.12 ePWM Crossbar (X-BAR)..... | 1401 |
| 14.13 Applications to Power Topologies..... | 1402 |
| 14.14 Register Lock Protection..... | 1420 |
| 14.15 High-Resolution Pulse Width Modulator (HRPWM)..... | 1421 |
| 14.16 Software..... | 1447 |
| 14.17 ePWM Registers..... | 1454 |

14.1 Introduction

This chapter includes an overview and information about each submodule:

- [Time Base \(TB\) Submodule](#)
- [Counter Compare \(CC\) Submodule](#)
- [Action Qualifier \(AQ\) Submodule](#)
- [Dead-Band Generator \(DB\) Submodule](#)
- [PWM Chopper \(PC\) Submodule](#)
- [Trip Zone \(TZ\) Submodule](#)
- [Event Trigger \(ET\) Submodule](#)
- [Digital Compare \(DC\) Submodule](#)

The ePWM Type 4 is functionally compatible to Type 2 (a Type 3 does not exist). Type 4 has the following enhancements in addition to the Type 2 features:

- **Register Address Map:** Additional registers are required for new features on ePWM Type 4. The ePWM register address space has been remapped for better alignment and easy usage.
- **Delayed Trip Functionality:** Changes have been added to achieve deadband insertion capabilities to support, for example, delayed trip functionality needed for peak current mode control type application scenarios. This has been accomplished by allowing comparator events to go into the Action Qualifier as a trigger event (Events T1 and T2). If comparator T1 / T2 events are used to edit the PWM, changes to the PWM waveform do not take place immediately. Instead, the waveform synchronizes to the next TBCLK.
- **Dead-Band Generator Submodule Enhancements:** Shadowing of the DBCTL register to allow dynamic configuration changes.
- **One Shot and Global Load of Registers:** The ePWM Type 4 allows one shot and global load capability from shadow to active registers to avoid partial loads in, for example, multiphase applications. ePWM Type 4 also allows a programmable prescale of shadow to active load events. ePWM Type 4 Global Load can simplify ePWM software by removing interrupts and making sure that all registers are loaded at the same time.
- **Trip-Zone Submodule Enhancements:** Independent flags have been added to reflect the trip status for each of the TZ sources. Changes have been made to the trip-zone submodule to support certain power converter switching techniques like valley switching.
- **Digital Compare Submodule Enhancements:** Blanking window filter register width has been increased from 8 to 16 bits. DCCAP functionality has been enhanced to provide more programmability.
- **PWM SYNC Related Enhancements:** The ePWM Type 4 allows PWM SYNCOUT generation based on CMPC and CMPD events. These events can also be used for PWMSYNC pulse selection.

The ePWM Type 2 is fully compatible to Type 1. Type 2 has the following enhancements in addition to the Type 1 features:

- **High-Resolution Dead-Band Capability:** High-resolution capability is added to dead-band RED and FED in half-cycle clocking mode.
- **Dead-Band Generator Submodule Enhancements:** The ePWM Type 2 has features to enable both RED and FED on either PWM outputs. Provides increased dead band with 14-bit counters and dead-band / dead-band high-resolution registers are shadowed
- **High-Resolution Extension available on ePWMxB outputs:** Provides the ability to enable high-resolution period and duty cycle control on ePWMxB outputs. This is discussed in more detail in [Section 14.15](#).
- **Counter Compare Submodule Enhancements:** The ePWM Type 2 allows interrupts and SOC events to be generated by additional counter compares CMPC and CMPD.
- **Event Trigger Submodule Enhancements:** Prescaling logic to issue interrupt requests and ADC start of conversion expanded up to every 15 events. This submodule allows software initialization of event counters on SYNC event.
- **Digital Compare Submodule Enhancements:** Digital Compare Trip Select logic [DCTRIPSEL] has up to 12 external trip sources selected by the Input X-BAR logic in addition to an ability to OR all of them (up to 14 [external and internal sources]) to create the respective DCxEVTs.

- **Simultaneous Writes to TBPRD and CMPx Registers:** This feature allows writes to TBPRD, CMPC:CMPAHR, CMPB:CMPBHR, CMPC and CMPD of any ePWM module to be tied to any other ePWM module, and also allows all ePWM modules to be tied to a particular ePWM module if desired.
- **Shadow to Active Load on SYNC of TBPRD and CMP Registers:** This feature supports simultaneous writes of TBPRD and CMPC/B/C/D registers.

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention and must be highly programmable and very flexible while being easy to understand and use. The ePWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the ePWM is built up from smaller single channel submodules with separate resources that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand the operation quickly.

In this document, the letter x within a signal or submodule name is used to indicate a generic ePWM instance on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the ePWMx instance. Thus, EPWM1A and EPWM1B belong to ePWM1 and likewise EPWM4A and EPWM4B belong to ePWM4.

Type0 to Type1 Enhancements

- **Increased Dead-Band Resolution:** Dead-band clocking has been enhanced to allow half-cycle clocking to double resolution.
- **Enhanced Interrupt and SOC Generation:** Interrupts and ADC start-of-conversion can now be generated on both the TBCTR == zero and TBCTR == period events. This feature enables dual edge PWM control. Additionally, the ADC start-of-conversion can be generated from an event defined in the digital compare submodule.
- **High-Resolution Period Capability:** Provides the ability to enable high-resolution period. This is discussed in more detail in [Section 14.15](#).
- **Digital Compare Submodule:** The digital compare submodule enhances the event triggering and trip zone submodules by providing filtering, blanking and improved trip functionality to digital compare signals. Such features are essential for peak current mode control and for support of analog comparators.

Note

The name of the sync signal that goes to the CMPSS has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCI and EPWMSYNCO. For a description of these signals, see [Table 14-2](#).

14.1.1 EPWM Related Collateral

Foundational Materials

- [C2000 Academy - EPWM](#)
- [Real-Time Control Reference Guide](#)
 - Refer to the EPWM section

Getting Started Materials

- [C2000 ePWM Developer's Guide Application Report](#)
- Enhanced Pulse Width Modulator (ePWM) Training for C2000 MCUs (Video)
- [Flexible PWMs Enable Multi-Axis Drives, Multi-Level Inverters Application Report](#)
- Getting Started with the C2000 ePWM Module (Video)
- [Using PWM Output as a Digital-to-Analog Converter on a TMS320F280x Digital Signal Control Application Report](#)

- Chapters 1 to 6 are Fundamental material, derivations, and explanations that are useful for learning about how PWM can be used to implement a DAC. Subsequent chapters are Getting Started and Expert material for implementing in a system.
- [Using the Enhanced Pulse Width Modulator \(ePWM\) Module Application Report](#)

Expert Materials

- [C2000 real-time microcontrollers - Reference designs](#)
 - See TI designs related to specific end applications used.
- [CRM/ZVS PFC Implementation Based on C2000 Type-4 PWM Module Application Report](#)
- [Leverage New Type ePWM Features for Multiple Phase Control Application Report](#)

14.1.2 Submodule Overview

The ePWM module represents one complete PWM channel composed of two PWM outputs: EPWMxA and EPWMxB. Multiple ePWM modules are instanced within a device as shown in [Figure 14-1](#). Each ePWM instance is identical with one exception. Some instances include a hardware extension that allows more precise control of the PWM outputs. This extension is the high-resolution pulse width modulator (HRPWM) and is described in [Section 14.15](#). See the device data sheet to determine which ePWM instances include this feature. Each ePWM module is indicated by a numerical value starting with 1. For example, ePWM1 is the first instance and ePWM3 is the third instance in the system and ePWMx indicates any instance.


The ePWM modules are chained together by way of a clock synchronization scheme that allows them to operate as a single system when required. Additionally, this synchronization scheme can be extended to the capture peripheral submodules (eCAP). The number of submodules is device-dependent and based on target application needs. Submodules can also operate standalone.

Each ePWM module supports the following features:

- Dedicated 16-bit time-base counter with period and frequency control
- Two PWM outputs (EPWMxA and EPWMxB) that can be used in the following configurations:
 - Two independent PWM outputs with single-edge operation
 - Two independent PWM outputs with dual-edge symmetric operation
 - One independent PWM output with dual-edge asymmetric operation
- Asynchronous override control of PWM signals through software.
- Programmable phase-control support for lag or lead operation relative to other ePWM modules.
- Hardware-locked (synchronized) phase relationship on a cycle-by-cycle basis.
- Dead-band generation with independent rising and falling edge delay control.
- Programmable trip zone allocation of both cycle-by-cycle trip and one-shot trip on fault conditions.
- A trip condition can force either high, low, or high-impedance state logic levels at PWM outputs.
- All events can trigger both CPU interrupts and ADC start of conversion (SOC)
- Programmable event prescaling minimizes CPU overhead on interrupts.
- PWM chopping by high-frequency carrier signal, useful for pulse transformer gate drives.

Each ePWM module is connected to the input/output signals shown in [Figure 14-1](#). The signals are described in detail in subsequent sections.

The order in which the ePWM modules are connected can differ from what is shown in [Figure 14-1](#). See [Section 14.4.3.3](#) for the synchronization scheme for a particular device. Each ePWM module consists of eight submodules and is connected within a system by way of the signals shown in [Figure 14-2](#).



A. This signal exists only on devices with an eQEP submodule.

Figure 14-1. Multiple ePWM Modules




Figure 14-2. Submodules and Signal Connections for an ePWM Module

Figure 14-3 shows more internal details of a single ePWM module. The main signals used by the ePWM module are:

- **PWM output signals (EPWMx_A and EPWMx_B)**

The PWM output signals are made available external to the device.

- **Trip-zone signals ($\overline{TZ1}$ to $\overline{TZ6}$)**

These input signals alert the ePWM module of fault conditions external to the ePWM module. Each submodule on a device can be configured to either use or ignore any of the trip-zone signals. The $\overline{TZ1}$ to $\overline{TZ3}$ trip-zone signals can be configured as asynchronous inputs through the GPIO peripheral using the Input X-BAR logic, refer to Figure 14-51. $\overline{TZ4}$ is connected to an inverted EQEPx error signal (EQEPxERR), which can be generated from any one of the EQEP submodule (for those devices with an EQEP module). $\overline{TZ5}$ is connected to the system clock fail logic, and $\overline{TZ6}$ is connected to the $\overline{EMUSTOP}$ output from the CPU. This allows configuring a trip action when the clock fails or the CPU halts.

- **Time-base synchronization input (EPWMx_{SYNCl}), output (EPWMx_{SYNCO}), and peripheral (EPWMx_{SYNCPER}) signals**

Each ePWM module can be synchronized with other ePWM modules or other peripherals, using EPWMSYNCINSEL. Each ePWM module can also generate a synchronization output signal. The source of the EPWMx_{SYNCOUT} can be selected and enabled by EPWMSYNCOUTEN and TBCTL2.OSHTSYNCMODE. For more information, see Section 14.4.3.3.

Each ePWM module also generates another PWMSYNC signal called EPWMx_{SYNCPER}.

EPWMx_{SYNCPER} goes to the CMPSS for synchronization purposes. Functionality is configured using the HRPCTL register, but has no relation with the HRPWM. For more information on how EPWMx_{SYNCPER} is used by the CMPSS, see the respective chapters.

- **ADC start-of-conversion signals (EPWMx_{SOCA} and EPWMx_{SOCB})**


Each ePWM module has two ADC start of conversion signals. Any ePWM module can trigger a start of conversion. Whichever event triggers the start of conversion is configured in the event-trigger submodule of the ePWM.

- **Comparator output signals (COMPx_{OUT})**

Output signals from the comparator module can be fed through the Input X-BAR and EPWM X-BAR to one or all of the 12 trip inputs [TRIPIN1 - TRIPIN12] and in conjunction with the trip zone signals can generate digital compare events.

- **Peripheral bus**

The peripheral bus is 32-bits wide and allows both 16-bit and 32-bit writes to the ePWM register file.



A. These events are generated by the ePWM Digital Compare (DC) submodule based on the levels of the TRIPIN inputs.

Figure 14-3. ePWM Modules and Critical Internal Signal Interconnects

14.2 Configuring Device Pins

To connect the device input pins to the module, the Input X-BAR and EPWM X-BAR must be used. Some examples of when an external signal can be needed are TZx, TRIPx, and EXTSYNCIN. Any GPIO on the device can be configured as an input. The GPIO input qualification can be set to asynchronous mode by setting the appropriate GPxQSEL register bits to 11b. The internal pullups can be configured in the GPyPUD register. Since the GPIO mode is used, the GPyINV register can invert the signals. Additionally, some TRIPx (TRIP4-12 excluding TRIP6) signals must be routed through the ePWM X-Bar in addition to the Input X-Bar.

The GPIO mux registers must be configured for this peripheral. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux, GPIO settings, and XBAR configuration.

14.3 ePWM Modules Overview

Eight submodules are included in every ePWM peripheral. Each of these submodules performs specific tasks that can be configured by software.

Table 14-1 lists the key submodules together with a list of the main configuration parameters. For example, if you need to adjust or control the duty cycle of a PWM waveform, see the counter-compare submodule in [Section 14.5](#) for relevant details.

Table 14-1. Submodule Configuration Parameters

| Submodule | Configuration Parameter or Option |
|----------------------|---|
| Time Base (TB) | <ul style="list-style-type: none"> Scale the time-base clock (TBCLK) relative to the ePWM clock (EPWMCLK). Configure the PWM time-base counter (TBCTR) frequency or period. Set the mode for the time-base counter: <ul style="list-style-type: none"> count-up mode: used for asymmetric PWM count-down mode: used for asymmetric PWM count-up-and-down mode: used for symmetric PWM Configure the time-base phase relative to another ePWM module. Synchronize the time-base counter between modules through hardware or software. Configure the direction (up or down) of the time-base counter after a synchronization event. Simultaneous writes to the TBPRD registers on all PWM's corresponding to the configuration on EPWMXLINK. Configure how the time-base counter behaves when the device is halted by an emulator. Specify the source for the synchronization output of the ePWM module Configure one shot and global load of registers in this module. |
| Counter Compare (CC) | <ul style="list-style-type: none"> Specify the PWM duty cycle for output EPWMxA and output EPWMxB Specify the time at which switching events occur on the EPWMxA or EPWMxB output Specify the programmable delay for interrupt and SOC generation with additional comparators Simultaneous writes to the CMPA, CMPB, CMPC, CMPD registers on all PWM's corresponding to the configuration on EPWMXLINK. Configure one shot and global load of registers in this module. |

Table 14-1. Submodule Configuration Parameters (continued)

| Submodule | Configuration Parameter or Option |
|--------------------------|--|
| Action Qualifier (AQ) | <ul style="list-style-type: none"> Specify the type of action taken when a time-base counter-compare, trip-zone submodule, or comparator event occurs: <ul style="list-style-type: none"> No action taken Output EPWMxA and EPWMxB switched high Output EPWMxA and EPWMxB switched low Output EPWMxA and EPWMxB toggled Force the PWM output state through software control Configure and control the PWM dead band through software Configure one shot and global load of registers in this module. |
| Dead-Band Generator (DB) | <ul style="list-style-type: none"> Control of traditional complementary dead-band relationship between upper and lower switches Specify the output rising-edge-delay value Specify the output falling-edge delay value Bypass the dead-band module entirely. In this case the PWM waveform is passed through without modification. Option to enable half-cycle clocking for double resolution. Allow ePWMB phase shifting with respect to the ePWMA output. Configure one shot and global load of registers in this module. |
| PWM Chopper (PC) | <ul style="list-style-type: none"> Create a chopping (carrier) frequency. Pulse width of the first pulse in the chopped pulse train. Duty cycle of the second and subsequent pulses. Bypass the PWM chopper module entirely. In this case the PWM waveform is passed through without modification. |
| Trip Zone (TZ) | <ul style="list-style-type: none"> Configure the ePWM module to react to one, all, or none of the trip-zone signals or digital compare events. Specify the trip action taken when a fault occurs: <ul style="list-style-type: none"> Force EPWMxA and EPWMxB high Force EPWMxA and EPWMxB low Force EPWMxA and EPWMxB to a high-impedance state Configure EPWMxA and EPWMxB to ignore any trip condition. Configure how often the ePWM reacts to each trip-zone signal: <ul style="list-style-type: none"> One-shot Cycle-by-cycle Enable the trip-zone to initiate an interrupt. Bypass the trip-zone module entirely. Programmable option for cycle-by-cycle trip clear If desired, independently configure trip actions taken when time-base counter is counting down. |
| Event Trigger (ET) | <ul style="list-style-type: none"> Enable the ePWM events that trigger an interrupt. Enable ePWM events that trigger an ADC start-of-conversion event. Specify the rate at which events cause triggers (every occurrence or every 2nd or up to 15th occurrence) Poll, set, or clear event flags |
| Digital Compare (DC) | <ul style="list-style-type: none"> Enables comparator (COMP) module outputs and trip zone signals which are configured using the Input X-BAR to create events and filtered events Specify event-filtering options to capture TBCTR counter, generate blanking window, or insert delay in PWM output or time-base counter based on captured value. |

14.4 Time-Base (TB) Submodule

Each ePWM module has a time-base submodule that determines all of the event timing for the ePWM module. Built-in synchronization logic allows the time-base of multiple ePWM modules to work together as a single system.

Figure 14-4 illustrates the time-base submodule within the ePWM.




Figure 14-4. Time-Base Submodule

14.4.1 Purpose of the Time-Base Submodule

The time-base submodule can be configured for the following:


- Specify the ePWM time-base counter (TBCTR) frequency or period to control how often events occur.
- Manage time-base synchronization with other ePWM modules.
- Maintain a phase relationship with other ePWM modules.
- Set the time-base counter to count-up, count-down, or count-up-and-down mode.
- Generate the following events:
 - CTR = PRD: Time-base counter equal to the specified period (TBCTR = TBPRD).
 - CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00).
- Configure the rate of the time-base clock; a prescaled version of the ePWM clock (EPWMCLK). This allows the time-base counter to increment/decrement at a slower rate.

Note

If required by the application code to update the TBCTR value through software while the TBCTR is counting, note that the time-base module needs at least 1 TBCLK cycle for the time-base related events to be realized. Hence, the TBCTR can be written with TBCTR = PRD-1 instead of TBCTR = PRD (in case the counter is counting up) and can be written as TBCTR = 1 instead of TBCTR = 0 (in case the counter is counting down) for the events to be realized.

14.4.2 Controlling and Monitoring the Time-Base Submodule

The block diagram in [Figure 14-5](#) shows the critical signals and registers of the time-base submodule. [Table 14-2](#) provides descriptions of the key signals associated with the time-base submodule.



A. These signals are generated by the digital compare (DC) submodule.

Figure 14-5. Time-Base Submodule Signals and Registers

Table 14-2. Key Time-Base Signals

| Signal | Description |
|---------------|--|
| EPWMxSYNCI | Time-base synchronization input. Input pulse used to synchronize the time-base counter with the counter of other ePWM modules. For more information on all of the signals available for synchronization, see EPWMSYNCINSEL. For information on the synchronization order of a particular device, see Section 14.4.3.3 . |
| EPWMxSYNCO | Time-base synchronization output. This output pulse is used to synchronize the counter of other ePWM modules. Using EPWMSYNCOUTEN, TBCTL2, TBCTL3 and GLDCTL2, the source of the output pulse is selected. |
| EPWMxSYNCPER | Time-base peripheral synchronization output. This output signal is used to synchronize the CMPSS to the EPWM. The output signal can be configured using the HRPCTL register. Note that this signal has no relation with the HRPWM. |
| CTR = PRD | Time-base counter equal to the specified period. This signal is generated whenever the counter value is equal to the active period register value. That is when TBCTR = TBPRD. |
| CTR = Zero | Time-base counter equal to zero This signal is generated whenever the counter value is zero. That is when TBCTR equals 0x00. |
| CTR = CMPB | Time-base counter equal to active counter-compare B register (TBCTR = CMPB). This event is generated by the counter-compare submodule and used by the synchronization out logic |
| CTR_dir | Time-base counter direction. Indicates the current direction of the ePWM's time-base counter. The signal is high when the counter is increasing and the signal is low when the counter is decreasing. |
| CTR_max | Time-base counter equal max value. (TBCTR = 0xFFFF) Generated event when the TBCTR value reaches the maximum value. This signal is only used only as a status bit |
| TBCLK | Time-base clock. This is a prescaled version of the ePWM clock (EPWMCLK) and is used by all submodules within the ePWM. This clock determines the rate at which time-base counter increments or decrements. |

14.4.3 Calculating PWM Period and Frequency

The frequency of PWM events is controlled by the time-base period (TBPRD) register and the mode of the time-base counter. Figure 14-6 shows the period (T_{PWM}) and frequency (F_{PWM}) relationships for the up-count, down-count, and up-down-count time-base counter modes when the period is set to 4 (TBPRD = 4). The time increment for each step is defined by the time-base clock (TBCLK) which is a prescaled version of the ePWM clock (EPWMCLK).

The time-base counter has three modes of operation selected by the time-base control register (TBCTL):

- **Up-Down Count Mode:** In up-down count mode, the time-base counter starts from zero and increments until the period (TBPRD) value is reached. When the period value is reached, the time-base counter then decrements until the counter reaches zero. At this point, the counter repeats the pattern and begins to increment.
- **Up-Count Mode:** In up-count mode, the time-base counter starts from zero and increments until the counter reaches the value in the period register (TBPRD). When the period value is reached, the time-base counter resets to zero and begins to increment once again.
- **Down-Count Mode:** In down-count mode, the time-base counter starts from the period (TBPRD) value and decrements until the counter reaches zero. When the counter reaches zero, the time-base counter is reset to the period value and begins to decrement once again.




Figure 14-6. Time-Base Frequency and Period

14.4.3.1 Time-Base Period Shadow Register

The time-base period register (TBPRD) has a shadow register. Shadowing allows the register update to be synchronized with the hardware. The following definitions are used to describe all shadow registers in the ePWM module:

- **Active Register:** The active register controls the hardware and is responsible for actions that the hardware causes or invokes.
- **Shadow Register:** The shadow register buffers provide a temporary holding location for the active register and have no direct effect on any control hardware. At a strategic point in time, the shadow register content is transferred to the active register. This prevents corruption or spurious operation due to the register being asynchronously modified by software.

The memory address of the shadow period register is the same as the active register. Which register is written to or read from is determined by the TBCTL[PRDLD] bit. This bit enables and disables the TBPRD shadow register as follows:

- **Time-Base Period Shadow Mode:** The TBPRD shadow register is enabled when TBCTL[PRDLD] = 0. Reads from and writes to the TBPRD memory address go to the shadow register. The shadow register contents are transferred to the active register (TBPRD (Active) ← TBPRD (shadow)) when the time-base counter equals zero (TBCTR = 0x00) and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. The PRDLDSYNC bit is valid only if TBCTL[PRDLD] = 0. By default the TBPRD shadow register is enabled. The sources for the SYNC input is explained in [Section 14.4.3.3](#).

The global load control mechanism can also be used with the time-base period register by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in Global Shadow to Active Load Control Register (GLDCTL). Global load control mechanism is explained in [Section 14.4.7](#).

- **Time-Base Period Immediate Load Mode:** If immediate load mode is selected (TBCTL[PRDLD] = 1), then a read from or a write to the TBPRD memory address goes directly to the active register.

14.4.3.2 Time-Base Clock Synchronization

The TBCLKSYNC bit in the peripheral clock enable registers allows all users to globally synchronize all enabled ePWM modules to the time-base clock (TBCLK). When set, all enabled ePWM module clocks are started with the first rising edge of TBCLK aligned. For synchronized TBCLKs, the prescalers for each ePWM module must be set identically.

The proper procedure for enabling ePWM clocks is as follows:

1. Enable ePWM module clocks in the PCLKCRx register
2. Set TBCLKSYNC= 0
3. Configure ePWM modules
4. Set TBCLKSYNC= 1

14.4.3.3 Time-Base Counter Synchronization

The ePWM synchronization scheme allows for increased flexibility of synchronization of the ePWM modules. Each ePWM module has a synchronization input (SYNCl), a synchronization output (SYNCO) and a peripheral synchronization output (SYNCPer). In [Figure 14-7](#), EXTSYNCIN1 is sourced from INPUTXBAR5 and EXTSYNCIN2 is sourced from INPUTXBAR6, which can be configured to select any GPIO as the synchronization input. Refer to [Section 14.4.3.4](#) for a list of all sync inputs including INPUTXBAR5 and INPUTXBAR6. [Figure 14-8](#) shows the sources that can be used for EXTSYNCOUT.




Figure 14-7. Time-Base Counter Synchronization Scheme




Figure 14-8. ePWM External SYNC Output

Note

See the data sheet for the number of ePWM and eCAP modules available on your specific device.

Each ePWM module can be configured to use or ignore the synchronization input. If the TBCTL[PHSEN] bit is set, then the time-base counter (TBCTR) of the ePWM module is automatically loaded with the phase register (TBPHS) contents when one of the following conditions occur:

- **EPWM_xSYNCI: Synchronization Input Pulse:** The value of the phase register is loaded into the counter register when an input synchronization pulse is detected (TBPHS → TBCTR). This operation occurs on the next valid time-base clock (TBCLK) edge.

The delay from internal control module to target modules is given by:

- if (TBCLK = EPWMCLK): 2 x EPWMCLK
- if (TBCLK < EPWMCLK): 1 x TBCLK

- **Software Forced Synchronization Pulse:** Writing a 1 to the TBCTL[SWFSYNC] control bit invokes a software forced synchronization. This pulse is ORed with the synchronization input signal, and therefore has the same effect as a pulse on EPWM_xSYNCI.

- **Digital Compare Event Synchronization Pulse:** DCAEVT1 and DCBEVT1 digital compare events can be configured to generate synchronization pulses which have the same affect as EPWM_xSYNCI.

Note

If the EPWM_xSYNCI signal is held high, the sync does not continuously occur. The EPWM_xSYNCI is rising edge activated.

This feature enables the ePWM module to be automatically synchronized to the time base of another ePWM module. Lead or lag phase control can be added to the waveforms generated by different ePWM modules to synchronize them. In up-down-count mode, the TBCTL[PHSDIR] bit configures the direction of the time-base counter immediately after a synchronization event. The new direction is independent of the direction prior to the synchronization event. The PHSDIR bit is ignored in count-up or count-down modes. See [Figure 14-9](#) through [Figure 14-12](#) for examples.

Clearing the TBCTL[PHSEN] bit configures the ePWM to ignore the synchronization input pulse.

14.4.3.4 ePWM SYNC Selection

[Table 14-3](#) specifies the sources for the ePWM SYNC input and output.

Table 14-3. ePWM SYNC Selection

| EPWMSYNCINSEL.SEL, ECAPSYNCINSEL.SEL | SYNC Source |
|--------------------------------------|-------------------|
| 0x0 | Reserved |
| 0x1 | EPWM1.SYNCOUT |
| 0x2 | EPWM2.SYNCOUT |
| 0x3 | EPWM3.SYNCOUT |
| 0x4 | EPWM4.SYNCOUT |
| 0x5 | EPWM5.SYNCOUT |
| 0x6 | EPWM6.SYNCOUT |
| 0x7 | EPWM7.SYNCOUT |
| 0x8 | Reserved |
| 0x9 | Reserved |
| 0xA | Reserved |
| 0xB | Reserved |
| 0xC | Reserved |
| 0xD | Reserved |
| 0xE | Reserved |
| 0xF | Reserved |
| 0x10 | Reserved |
| 0x11 | ECAP1.SYNCOUT |
| 0x12 | ECAP2.SYNCOUT |
| 0x13 | ECAP3.SYNCOUT |
| 0x14 | Reserved |
| 0x15 | Reserved |
| 0x16 | Reserved |
| 0x17 | Reserved |
| 0x18 | INPUT-XBAR.INPUT5 |
| 0x19 | INPUT-XBAR.INPUT6 |
| 0x1A | Reserved |
| 0x1B | Reserved |
| 0x1C | Reserved |
| 0x1D | Reserved |
| 0x1E | Reserved |
| 0x1F | Reserved |

14.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules

The TBCLKSYNC bit can be used to globally synchronize the time-base clocks of all enabled ePWM modules on a device. This bit is part of the device's clock enable registers and is described in the *System Control and Interrupts* section of this manual. When TBCLKSYNC = 0, the time-base clock of all ePWM modules is stopped (default). When TBCLKSYNC = 1, all ePWM time-base clocks are started with the rising edge of TBCLK aligned. For perfectly synchronized TBCLKs, the prescaler bits in the TBCTL register of each ePWM module must be set identically. The proper procedure for enabling the ePWM clocks is:

1. Enable the individual ePWM module clocks. This is described in the *System Control and Interrupts* chapter.
2. Set TBCLKSYNC= 0. This stops the time-base clock within any enabled ePWM module.
3. Configure the prescaler values and desired ePWM modes.
4. Set TBCLKSYNC = 1.

14.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules

For variable frequency applications, there is a need for simultaneous writes of TBPRD and CMPx registers between ePWM modules. This prevents situations where a CTR = 0 or CTR = PRD pulse forces a shadow to active load of these registers before all registers are updated between ePWM modules (resulting in some registers being loaded from new shadow values while others are loaded from old shadow values). To support this, an ePWM register linking scheme for TBPRD:TBPRDH, CMPA:CMPAHR, CMPB:CMPBHR, CMPC, and CMPD registers between PWM modules has been added.

Refer to the register description for EPWMXLINK to see the linked register bit-field values for corresponding ePWM. An example of using the EPWMXLINK is linking ePWM2 CMPA with CMPA of ePWM1 through ePWM2's EPWMXLINK[CMPLINK] register bit-field. In this case, a write to CMPA of ePWM1 also changes the CMPA value for ePWM2.

14.4.6 Time-Base Counter Modes and Timing Waveforms

The time-base counter operates in one of four modes:

- Up-count mode that is asymmetrical
- Down-count mode that is asymmetrical
- Up-down-count that is symmetrical
- Frozen where the time-base counter is held constant at the current value

To illustrate the operation of the first three modes, the following timing diagrams show when events are generated and how the time-base responds to an EPWMxSYNCl signal.




Figure 14-9. Time-Base Up-Count Mode Waveforms




Figure 14-10. Time-Base Down-Count Mode Waveforms




Figure 14-11. Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event




Figure 14-12. Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event

14.4.7 Global Load

Figure 14-13 shows the signals and registers associated with the global load feature.




Figure 14-13. Global Load: Signals and Registers

Note

The SYNC_EVT signal is only propagated through when PHSEN is SET.

When this feature is enabled, the transfer of contents from the shadow register to the active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in Global Shadow to Active Load Control Register (GLDCTL[GLDMODE]). When GLDCTL[GLD] = 1, shadow to active load event selection bits for individual shadowed registers are ignored and global load mode takes effect for the corresponding registers enabled by GLDCFG[REGx].

When GLDCTL[GLD] = 1 and GLDCFG[REGx] = 0, global load mode does not affect the corresponding register (REGx). Shadow to active load event selection bits for individual shadowed registers decide how the transfer of contents from shadow register to active register takes place.

14.4.7.1 Global Load Pulse Pre-Scalar

This feature provides the capability to choose shadow to active transfers to happen once in 'N' occurrences of selected global load pulse (GLDCTL[GLDMODE]). This pre-scale functionality is not available for registers that cannot or are not configured to use the global load mechanism (that is, GLDCTL[GLD] = 0 or GLDCFG[REGx] = 0).

14.4.7.2 One-Shot Load Mode

This feature allows users to cause the shadow register to active register transfers to occur once. When GLDCTL2[OSHTLD] = 1 the shadow to active register transfer, for registers that are configured to use the global load mechanism, takes place on the event selected by GLDCTL[GLDMODE].

Software force loading of contents from shadow register to active register is possible by using GLDCTL2[GFRCLD]. The GLDCTL2 register can also be linked across multiple PWM modules by using EPWMXLINK[GLDCTL2LINK]. This, along with the one-shot load mode feature discussed above, provides a method to correctly update multiple PWM registers in one or more PWM modules at certain PWM events or, if desired, in the same clock cycle. This is very useful in variable frequency applications and/or multi-phase interleaved applications.

Note

One-shot load mode must not be used when high-resolution mode is enabled.

14.4.7.3 One-Shot Sync Mode

To enable the one-shot sync mode to generate a SYNCOUT pulse, configure the TBCTL2[OSHTSYNCMODE] bit and set the TBCTL2[OSHTSYNC] bit as shown in [Figure 14-14](#).




Figure 14-14. One-Shot Sync Mode

14.5 Counter-Compare (CC) Submodule

Figure 14-15 illustrates the counter-compare submodule within the ePWM.




Figure 14-15. Counter-Compare Submodule

14.5.1 Purpose of the Counter-Compare Submodule


The counter-compare submodule takes as input the time-base counter value. This value is continuously compared to the counter-compare A (CMPA), counter-compare B (CMPB), counter-compare C (CMPC), and counter-compare D (CMPD) registers. When the time-base counter is equal to one of the compare registers, the counter-compare unit generates an appropriate event.

The counter-compare:

- Generates events based on programmable time stamps using the CMPA, CMPB, CMPC, and CMPD registers:
 - CTR = CMPA: Time-base counter equals counter-compare A register (TBCTR = CMPA)
 - CTR = CMPB: Time-base counter equals counter-compare B register (TBCTR = CMPB)
 - CTR = CMPC: Time-base counter equals counter-compare C register (TBCTR = CMPC)
 - CTR = CMPD: Time-base counter equals counter-compare D register (TBCTR = CMPD)
- Controls the PWM duty cycle, if the action-qualifier submodule is configured appropriately using counter-compare A (CMPA) and counter-compare B (CMPB)
- Shadows new compare values to prevent corruption or glitches during the active PWM cycle

14.5.2 Controlling and Monitoring the Counter-Compare Submodule

The counter-compare submodule operation is shown in Figure 14-16.



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and \overline{TZ} signals).

Figure 14-16. Detailed View of the Counter-Compare Submodule

14.5.3 Operational Highlights for the Counter-Compare Submodule

The counter-compare submodule is responsible for generating events that can be used in the action-qualifier and event-trigger submodules. There are four independent compare events:

1. CTR = CMPA: Time-base counter equal to counter-compare A register (TBCTR = CMPA).
2. CTR = CMPB: Time-base counter equal to counter-compare B register (TBCTR = CMPB).
3. CTR = CMPC: Time-base counter equal to counter-compare C register (TBCTR = CMPC). This event can be used to generate an event in the event trigger submodule only.
4. CTR = CMPD: Time-base counter equal to counter-compare D register (TBCTR = CMPD). This event can be used to generate an event in the event trigger submodule only

For up-count or down-count mode, each event occurs only once per cycle. For up-down count mode, each event occurs twice per cycle if the compare value is between 0x00-TBPRD; and once per cycle if the compare value is equal to 0x00 or equal to TBPRD. These events are applies to the action-qualifier submodule where the events are qualified by the counter direction and converted into actions if enabled. Refer to [Section 14.6.1](#) for more details.

The counter-compare registers CMPA and CMPB each have an associated shadow register. Shadowing provides a way to keep updates to the registers synchronized with the hardware. When shadowing is used, updates to the active registers only occur at strategic points. This prevents corruption or spurious operation due to the register being asynchronously modified by software. The memory address of the active register and the shadow register is identical. The register that is written to or read from is determined by the CMPCTL[SHDWAMODE] and CMPCTL[SHDWBMODE] bits. These bits enable and disable the CMPC shadow register and CMPD shadow register, respectively. The behavior of the two load modes is:

Shadow Mode:

The shadow mode for the CMPA is enabled by clearing the CMPCTL[SHDWAMODE] bit and the shadow register for CMPB is enabled by clearing the CMPCTL[SHDWBMODE] bit. Shadow mode is enabled by default for both CMPA and CMPB.

If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the CMPCTL[LOADAMODE], CMPCTL[LOADBMODE], CMPCTL[LOADASYNC], and CMPCTL[LOADBSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNC1 or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LOADAMODE/LOADBMODE

Only the active register contents are used by the counter-compare submodule to generate events to be sent to the action-qualifier.

Note

Refer to [Section 14.6.5](#) for valid configurations of CMPA/CMPB and LOADAMODE/LOADBMODE.

Immediate Load Mode:

If the immediate load mode is selected (that is, CMPCTL[SHDWAMODE] = 1 or CMPCTL[SHDWBMODE] = 1), then a read from or a write to the register goes directly to the active register.

Additional Comparators

The counter-compare submodule on ePWMs type 2 and later are responsible for generating two additional independent compare events based on two compare registers, which is fed to Event Trigger submodule:

1. CTR = CMPC: Time-base counter equal to counter-compare C register (TBCTR = CMPC).
2. CTR = CMPD: Time-base counter equal to counter-compare D register (TBCTR = CMPD).

The counter-compare registers CMPC and CMPD each have an associated shadow register. By default this register is shadowed. The memory address of the active register and the shadow register is identical. The value in the active CMPC and CMPD register is compared to the time-base counter (TBCTR). When the values are equal, the counter compare module generates a “time-base counter equal to counter compare C or counter compare D” event respectively. Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] and CMPCTL2[SHDWDMODE] bit. These bits enable and disable the CMPC shadow register and CMPD shadow register respectively. The behavior of the two load modes is described below:

Shadow Mode:

The shadow mode for the CMPC is enabled by clearing the CMPCTL2[SHDWCMODE] bit and the shadow register for CMPD is enabled by clearing the CMPCTL2[SHDWDMODE] bit. Shadow mode is enabled by default for both CMPC and CMPD.

If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the CMPCTL2[LOADCMODE], CMPCTL2[LOADDMODE], CMPCTL2[LOADCSYNC], and CMPCTL2[LOADDSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCI or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LOADCMODE/LOADDMODE

Only the active register contents are used by the counter-compare submodule to generate events to be sent to the action-qualifier.

Immediate Load Mode:

If the immediate load mode is selected (that is, CMPCTL2[SHDWCMODE] = 1 or CMPCTL2[SHDWDMODE] = 1), then a read from or a write to the register goes directly to the active register.

Global Load Support


The global load control mechanism can also be used for all counter-compare registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When the global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The global load control mechanism is explained in [Section 14.4.7](#).

14.5.4 Count Mode Timing Waveforms

The counter-compare module can generate compare events in all three count modes:

- Up-count mode: used to generate an asymmetrical PWM waveform.
- Down-count mode: used to generate an asymmetrical PWM waveform.
- Up-down-count mode: used to generate a symmetrical PWM waveform.

To best illustrate the operation of the first three modes, the timing diagrams in [Figure 14-17](#) through [Figure 14-20](#) show when events are generated and how the EPWMxSYNCI signal interacts.



An EPWMxSYNCI external synchronization event can cause a discontinuity in the TBCTR count sequence. This can lead to a compare event being skipped. This skipping is considered normal operation and must be taken into account.

Figure 14-17. Counter-Compare Event Waveforms in Up-Count Mode




Figure 14-18. Counter-Compare Events in Down-Count Mode




Figure 14-19. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event




Figure 14-20. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event

14.6 Action-Qualifier (AQ) Submodule

The action-qualifier submodule has the most important role in waveform construction and PWM generation. The action-qualifier submodule decides which events are converted into various action types, thereby, producing the required switched waveforms at the EPWMxA and EPWMxB outputs.

Figure 14-21 illustrates the action-qualifier submodule within the ePWM.




Figure 14-21. Action-Qualifier Submodule

14.6.1 Purpose of the Action-Qualifier Submodule

The action-qualifier submodule is responsible for the following:

- Qualifying and generating actions (set, clear, toggle) based on the following events:
 - CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
 - CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
 - CTR = CMPA: Time-base counter equal to the counter-compare A register (TBCTR = CMPA)
 - CTR = CMPB: Time-base counter equal to the counter-compare B register (TBCTR = CMPB)
- T1, T2 events: Trigger events based on comparator, trip or syncin events
- Managing priority when these events occur concurrently
- Providing independent control of events when the time-base counter is increasing and when it is decreasing

14.6.2 Action-Qualifier Submodule Control and Status Register Definitions

The action-qualifier submodule operation is shown in [Figure 14-22](#) and monitored by way of the registers in [Section 14.17](#).




Figure 14-22. Action-Qualifier Submodule Inputs and Outputs

For convenience, the possible input events are summarized again in [Table 14-4](#).

Table 14-4. Action-Qualifier Submodule Possible Input Events

| Signal | Description | Registers Compared |
|-----------------------|--|--------------------|
| CTR = PRD | Time-base counter equal to the period value | TBCTR = TBPRD |
| CTR = Zero | Time-base counter equal to 0 | TBCTR = 0x00 |
| CTR = CMPA | Time-base counter equal to the counter-compare A | TBCTR = CMPA |
| CTR = CMPB | Time-base counter equal to the counter-compare B | TBCTR = CMPB |
| T1 event | Based on comparator, trip, or syncin events | None |
| T2 event | Based on comparator, trip, or syncin events | None |
| Software forced event | Asynchronous event initiated by software | |

The software forced action is a useful asynchronous event. This control is handled by the AQSFR and AQCSFR registers.

Note

If the CSFA is not used in shadow mode, the RLDCSF bit must be configured to disable shadow mode.

The action-qualifier submodule controls how the two outputs EPWMxA and EPWMxB behave when a particular event occurs. The event inputs to the action-qualifier submodule are further qualified by the counter direction (up or down). This allows for independent action on outputs on both the count-up and count-down phases.

The possible actions imposed on outputs EPWMxA and EPWMxB are:

- Set High:** Set output EPWMxA or EPWMxB to a high level.
- Clear Low:** Set output EPWMxA or EPWMxB to a low level.
- Toggle:** If EPWMxA or EPWMxB is currently pulled high, then pull the output low. If EPWMxA or EPWMxB is currently pulled low, then pull the output high.
- Do Nothing:** Keep outputs EPWMxA and EPWMxB at same level as currently set. Although the "Do Nothing" option prevents an event from causing an action on the EPWMxA and EPWMxB outputs, this event can still trigger interrupts and ADC start of conversion. See the description in [Section 14.10](#) for details.

Actions are specified independently for either output (EPWMxA or EPWMxB). Any or all events can be configured to generate actions on a given output. For example, both CTR = CMPA and CTR = CMPB can operate on output EPWMxA. All qualifier actions are configured using the control registers found in the [ePWM Registers](#) section.

For clarity, the illustrations in this chapter use a set of symbolic actions. These symbols are summarized in [Figure 14-23](#). Each symbol represents an action as a marker in time. Some actions are fixed in time (zero and period) while the CMPA and CMPB actions are moveable and the time positions are programmed by way of the counter-compare A and B registers, respectively. To turn off or disable an action, use the "Do Nothing option"(the default at reset).

| S/W force | TB Counter equals | | | | Trigger Events Actions | | |
|-----------|-------------------|--------|--------|--------|------------------------|----|------------|
| | Zero | Comp A | Comp B | Period | T1 | T2 | |
| | | | | | | | Do Nothing |
| | | | | | | | Clear Lo |
| | | | | | | | Set Hi |
| | | | | | | | Toggle |

Figure 14-23. Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs

The Action Qualifier Trigger Event Source Selection register (AQTSRCSEL) is used to select the source for T1 and T2 events. T1/T2 selection and configuration of a trip/digital-compare event in Action Qualifier submodule is independent of the configuration of that event in the Trip-Zone submodule. A particular trip event can or cannot

be configured to cause trip action in the Trip Zone submodule, but the same event can be used by the Action Qualifier to generate T1/T2 for controlling PWM generation.

14.6.3 Action-Qualifier Event Priority

It is possible for the ePWM action qualifier to receive more than one event at the same time. In this case, events are assigned a priority by the hardware. The general rule is events occurring later in time have a higher priority and software forced events always have the highest priority. The event priority levels for up-down count mode are shown in [Table 14-5](#). A priority level of 1 is the highest priority and level 10 is the lowest. The priority changes slightly depending on the direction of TBCTR.

Table 14-5. Action-Qualifier Event Priority for Up-Down-Count Mode

| Priority Level | Event If TBCTR is Incrementing TBCTR = Zero up to TBCTR = TBPRD | Event If TBCTR is Decrementing TBCTR = TBPRD down to TBCTR = 1 |
|----------------|--|---|
| 1 (Highest) | Software forced event | Software forced event |
| 2 | T1 on up-count (T1U) | T1 on down-count (T1D) |
| 3 | T2 on up-count (T2U) | T2 on down-count (T2D) |
| 4 | Counter equals CMPB on up-count (CBU) | Counter equals CMPB on down-count (CBD) |
| 5 | Counter equals CMPA on up-count (CAU) | Counter equals CMPA on down-count (CAD) |
| 6 (Lowest) | Counter equals zero | Counter equals period (TBPRD) |

[Table 14-6](#) shows the action-qualifier priority for up-count mode. In this case, the counter direction is always defined as up; therefore, down-count events never are taken.

Table 14-6. Action-Qualifier Event Priority for Up-Count Mode

| Priority Level | Event |
|----------------|---|
| 1 (Highest) | Software forced event |
| 2 | Counter equal to period (TBPRD) |
| 3 | T1 on up-count (T1U) |
| 4 | T2 on up-count (T2U) |
| 5 | Counter equal to CMPB on up-count (CBU) |
| 6 | Counter equal to CMPA on up-count (CAU) |
| 7 (Lowest) | Counter equal to Zero |

[Table 14-7](#) shows the action-qualifier priority for down-count mode. In this case, the counter direction is always defined as down; therefore, up-count events never are taken.

Table 14-7. Action-Qualifier Event Priority for Down-Count Mode

| Priority Level | Event |
|----------------|---|
| 1 (Highest) | Software forced event |
| 2 | Counter equal to Zero |
| 3 | T1 on down-count (T1D) |
| 4 | T2 on down-count (T2D) |
| 5 | Counter equal to CMPB on down-count (CBD) |
| 6 | Counter equal to CMPA on down-count (CAD) |
| 7 (Lowest) | Counter equal to period (TBPRD) |

It is possible to set the compare value greater than the period. In this case, the action takes place as shown in [Table 14-8](#).

Table 14-8. Behavior if CMPA/CMPB is Greater than the Period

| Counter Mode | Compare on Up-Count Event CAD/CBD | Compare on Down-Count Event CAD/CBD |
|--------------------|--|--|
| Up-Count Mode | If $CMPA/CMPB \leq TBPRD$ period, then the event occurs on a compare match ($TBCTR=CMPA$ or $CMPB$). If $CMPA/CMPB > TBPRD$, then the event does not occur. | Never occurs. |
| Down-Count Mode | Never occurs. | If $CMPA/CMPB < TBPRD$, the event occurs on a compare match ($TBCTR=CMPA$ or $CMPB$). If $CMPA/CMPB \geq TBPRD$, the event occurs on a period match ($TBCTR=TBPRD$). |
| Up-Down Count Mode | If $CMPA/CMPB < TBPRD$ and the counter is incrementing, the event occurs on a compare match ($TBCTR=CMPA$ or $CMPB$). If $CMPA/CMPB \geq TBPRD$, the event occurs on a period match ($TBCTR = TBPRD$). | If $CMPA/CMPB < TBPRD$ and the counter is decrementing, the event occurs on a compare match ($TBCTR=CMPA$ or $CMPB$). If $CMPA/CMPB \geq TBPRD$, the event occurs on a period match ($TBCTR=TBPRD$). |

14.6.4 AQCTLA and AQCTLB Shadow Mode Operations

To enable Action Qualifier mode changes which must occur at the end of a period even when the phase changes, shadowing of the AQCTLA and AQCTLB registers has been added on ePWMs type 2 and later. Additionally, shadow to active load on SYNC of these registers is supported as well. Shadowing of this register is enabled and disabled by the AQCTL[SHDWAQAMODE] and AQCTL[SHDWAQBMODE] bits. These bits enable and disable the AQCTLA shadow register and AQCTLB shadow register, respectively. The behavior of the two load modes is:

Shadow Mode:

The shadow mode for the AQCTLA is enabled by setting the AQCTL[SHDWAQAMODE] bit, and the shadow register for AQCTLB is enabled by setting the AQCTL[SHDWAQBMODE] bit. Shadow mode is disabled by default for both AQCTLA and AQCTLB

If the shadow register is enabled, then the content of the shadow register is transferred to the active register on one of the following events as specified by the AQCTL[LDAQAMODE], AQCTL[LDAQBMODE], AQCTL[LDAQASYNC], and AQCTL[LDAQBSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period ($TBCTR = TBPRD$).
- CTR = Zero: Time-base counter equal to zero ($TBCTR = 0x00$)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNC1 or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LDAQAMODE/LDAQBMODE

Global Load Support

Global load control mechanism can also be used for AQCTLA:AQCTLA2, AQCTLB:AQCTLB2, and AQCSFRC registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected, the transfer of contents from shadow register to active register for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The global load control mechanism is explained in [Section 14.4.7](#).


Immediate Load Mode:

If the immediate load mode is selected (that is, AQCTL[SHDWAQAMODE] = 0 or AQCTL[SHDWAQBMODE] = 0), then a read from or a write to the register goes directly to the active register. See [Figure 14-24](#) and [Figure 14-25](#).

Note


Shadow to Active Load of Action Qualifier Output A/B Control Register [AQCTLA and AQCTLB] on CMPA = 0 or CMPB = 0 boundary

If the Counter-Compare A Register (CMPA) or Counter-Compare B Register (CMPB) is set to a value of 0 and the action qualifier action on AQCTLA and AQCTLB is configured to occur in the same instant as a shadow to active load (that is, CMPA=0 and AQCTLA shadow to active load on TBCTR=0 using AQCTL register LDAQAMODE and LDAQAMODE bits), then both events enter contention. It is recommended to use a Non-Zero Counter-Compare when using Shadow to Active Load of Action Qualifier Output A/B Control Register on TBCTR = 0 boundary.



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and \overline{TZ} signals).

Figure 14-24. AQCTL[SHDWAQAMODE]



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and \overline{TZ} signals).

Figure 14-25. AQCTL[SHDWAQBMODE]

14.6.5 Configuration Requirements for Common Waveforms

Note

The waveforms in this chapter show the behavior of the ePWMs for a static compare register value. In a running system, the active compare registers (CMPA and CMPB) are typically updated from the respective shadow registers once every period. Specify when the update takes place: either when the time-base counter reaches zero or when the time-base counter reaches the period. There are some cases when the action based on the new value can be delayed by one period or the action based on the old value can take effect for an extra period. Some PWM configurations avoid this situation. These include, but are not limited to, the following:

Use up-down count mode to generate a symmetric PWM:

- If loading CMPA/CMPB on zero, then use CMPA/CMPB values greater than or equal to 1.
- If loading CMPA/CMPB on period, then use CMPA/CMPB values less than or equal to TBPRD-1.

This means there is always a pulse of at least one TBCLK cycle in a PWM period which, when very short, tend to be ignored by the system.

Use up-down count mode to generate an asymmetric PWM:

- To achieve 50%-0% asymmetric PWM use the following configuration: Load CMPA/CMPB on period and use the period action to clear the PWM and a compare-up action to set the PWM. Modulate the compare value from 0 to TBPRD to achieve 50%-0% PWM duty.

When using up-count mode to generate an asymmetric PWM:

- To achieve 0-100% asymmetric PWM, you **must** load CMPA/CMPB on TBPRD. When CMPA/CMPB is not loaded on TBCTR=PRD, boundary conditions can occur depending on the timing of the write and the value written to CMPA/CMPB. Use the Zero action to set the PWM and a compare-up action to clear the PWM. Modulate the compare value from 0 to TBPRD+1 to achieve 0-100% PWM duty.

When using up-count mode to generate an asymmetric PWM with deadband enabled:

- To achieve 0%-100% PWM use the following configuration: When the CMPA value is too close to 0 or PRD such that the following conditions are met ($CMPX < \text{Deadband}$) or ($CMPX > \text{PRD} - \text{Deadband}$), the actions specified by the AQCTL register for CMPX do not take effect. To avoid this, the AQCTL settings must be altered under these conditions only to generate either high or low pulses for both CAU or CAD events (both set or both clear). Make sure that this software update is occurring synchronous to the PWM carrier cycle, and shadow mode is enabled.

When using up-down count mode to generate an asymmetric PWM with deadband enabled:

- To achieve 0%-100% PWM use the following configuration: When the CMPA value is too close to 0 or PRD such that the following conditions are met ($CMPX < \text{Deadband}/2$) or ($CMPX > \text{PRD} - (\text{Deadband})/2$), the actions specified by the AQCTL register for CMPX do not take effect. To avoid this, the AQCTL settings must be altered under these conditions only to generate either high or low pulses for both CAU or CAD events (both set or both clear). Make sure that this software update is occurring synchronous to the PWM carrier cycle, and shadow mode is enabled.

See [Using Enhanced Pulse Width Modulator \(ePWM\) Module for 0-100% Duty Cycle Control](#).

Figure 14-26 shows how a symmetric PWM waveform can be generated using the up-down-count mode of the TBCTR. In this mode, 0%-100% DC modulation is achieved by using equal compare matches on the up count and down count portions of the waveform. In the example shown, CMPA is used to make the comparison. When the counter is incrementing, the CMPA match pulls the PWM output high. Likewise when the counter is decrementing, the compare match pulls the PWM signal low. When $\text{CMPA} = 0$, the PWM signal is high for the entire period giving a 100% duty waveform. When $\text{CMPA} = \text{TBPRD}$, the PWM signal is low achieving 0% duty.

When using this configuration in practice, if loading CMPA/CMPB on zero, then use CMPA/CMPB values greater than or equal to 1. If loading CMPA/CMPB on period, then use CMPA/CMPB values less than or equal to TBPRD-1. This means there is always a pulse of at least one TBCLK cycle in a PWM period which, when very short, tend to be ignored by the system.





Figure 14-26. Up-Down Count Mode Symmetrical Waveform


The PWM waveforms in [Figure 14-27](#) through [Figure 14-32](#) show some common action-qualifier configurations. Some conventions used in the figures and examples are as follows:

- TBPRD, CMPA, and CMPB refer to the value written in the respective registers. The active register, not the shadow register, is used by the hardware.
- CMPx, refers to either CMPA or CMPB.
- EPWMxA and EPWMxB refer to the output signals from ePWMx
- Up-Down means count-up-and count-down mode, Up means up-count mode and Down means down-count mode
- Sym = Symmetric, Asym = Asymmetric




- PWM period = $(\text{TBPRD} + 1) \times T_{\text{TBCLK}}$
- Duty modulation for EPWMxA is set by CMPA, and is active high (that is, high time duty proportional to CMPA).
- Duty modulation for EPWMxB is set by CMPB and is active high (that is, high time duty proportional to CMPB).
- The "Do Nothing" actions (X) are shown for completeness, but are not shown on subsequent diagrams.
- Actions at zero and period, although appearing to occur concurrently, are actually separated by one TBCLK period. TBCTR wraps from period to 0000.

Figure 14-27. Up, Single Edge Asymmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB—Active High




- PWM period = $(\text{TBPRD} + 1) \times T_{\text{TBCLK}}$
- Duty modulation for EPWMxA is set by CMPA, and is active low (that is, the low time duty is proportional to CMPA).
- Duty modulation for EPWMxB is set by CMPB and is active low (that is, the low time duty is proportional to CMPB).
- Actions at zero and period, although appearing to occur concurrently, are actually separated by one TBCLK period. TBCTR wraps from period to 0000.

Figure 14-28. Up, Single Edge Asymmetric Waveform with Independent Modulation on EPWMxA and EPWMxB—Active Low




- A. PWM frequency = $1/((TBPRD + 1) \times T_{TBCLK})$
- B. Pulse can be placed anywhere within the PWM cycle (0000 - TBPRD)
- C. High time duty proportional to (CMPB - CMPA)

Figure 14-29. Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA




- A. PWM period = $2 \times TBPRD \times T_{TBCLK}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active low (that is, the low time duty is proportional to CMPA).
- C. Duty modulation for EPWMxB is set by CMPB and is active low (that is, the low time duty is proportional to CMPB).
- D. Outputs EPWMxA and EPWMxB can drive independent power switches.

Figure 14-30. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Active Low




- A. PWM period = $2 \times \text{TBPRD} \times T_{\text{TBCLK}}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active low, that is, low time duty proportional to CMPA.
- C. Duty modulation for EPWMxB is set by CMPB and is active high, that is, high time duty proportional to CMPB.
- D. Outputs EPWMx can drive upper/lower (complementary) power switches.
- E. Dead-band = CMPB - CMPA (fully programmable edge placement by software). Note the dead-band module is also available if the more classical edge delay method is required.

Figure 14-31. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Complementary



- A. PWM period = $2 \times \text{TBPRD} \times \text{TBCLK}$
- B. Rising edge and falling edge can be asymmetrically positioned within a PWM cycle. This allows for pulse placement techniques.
- C. Duty modulation for EPWMxA is set by CMPA and CMPB.
- D. Low time duty for EPWMxA is proportional to (CMPA + CMPB).
- E. To change this example to active high, CMPA and CMPB actions need to be inverted (that is, Clear on CMPA, Set on CMPB).
- F. Duty modulation for EPWMxB is fixed at 50% (utilizes spare action resources for EPWMxB).

Figure 14-32. Up-Down Count, Dual-Edge Asymmetric Waveform, with Independent Modulation on EPWMxA—Active Low



- A. PWM period = $2 \times \text{TBPRD} \times \text{TTBCLK}$
- B. Independent T1 event actions when counter is counting up and when the counter is counting down are used to generate EPWMxA output.
- C. Independent T2 event actions when counter is counting up and when the counter is counting down are used to generate EPWMxB output.
- D. TZ1 is selected as the source for T1.
- E. TZ2 is selected as the source for T2.

Figure 14-33. Up-Down Count, PWM Waveform Generation Utilizing T1 and T2 Events

14.7 Dead-Band Generator (DB) Submodule

Figure 14-34 illustrates the dead-band submodule within the ePWM.




Figure 14-34. Dead_Band Submodule

14.7.1 Purpose of the Dead-Band Submodule

The action-qualifier (AQ) module section discussed how the AQ module can generate the required dead band by having full control over edge placement using both the CMPA and CMPB resources of the ePWM module. However, if the more classical edge delay-based dead band with polarity control is required, then the dead-band submodule described here must be used.

The key functions of the dead-band module are:

- Generating appropriate signal pairs (EPWMxA and EPWMxB) with dead-band relationship from a single EPWMxA input
- Programming signal pairs for:
 - Active high (AH)
 - Active low (AL)
 - Active high complementary (AHC)
 - Active low complementary (ALC)
- Adding programmable delay to rising edges (RED)
- Adding programmable delay to falling edges (FED)
- Can be totally bypassed from the signal path (note dotted lines in diagram)

14.7.2 Dead-band Submodule Additional Operating Modes

On type 1 ePWM RED can appear on one channel output and FED can appear on the other channel output.

The following list shows the distinct difference between type 1 and type 4 modules with respect to dead-band operating modes:

- By adding S6, S7, and S8 in [Figure 14-35](#), RED and FED can appear on both the A-channel and B-channel outputs. Additionally, both RED and FED together can be applied to either the A-channel or B-channel outputs to allow B-channel phase shifting with respect to the A-channel.

Note

Phase shifting B-channel with respect to the A-channel using the dead-band submodule additional operating modes has limitations with respect to the choice of RED and FED delay with respect to the operating duty cycle of the ePWMxA and ePWMxB outputs.

- The dead-band counters have also been increased to 14 bits
- Deadband and deadband high-resolution registers are now shadowed
- High-resolution deadband RED and FED have been enabled using the DBREDHR and DBFEDHR registers

Note

The PWM chopper is not enabled when high-resolution deadband is enabled.

High-resolution deadband RED and FED requires half-cycle clocking mode (DBCTL[HALFCYCLE] = 1).

Cannot have both RED and FED together applied to both ePWMxA and ePWMxB. RED and FED together can be applied only to either OutA OR OutB.

Phase shifting B-channel with respect to the A-channel: When PWMxB is derived from PWMxA using the DEDB_MODE bit and by delaying rising edge and falling edge by the phase shift amount. When the duty cycle value on PWMxA is less than this phase shift amount, PWMxA's falling edge has precedence over the delayed rising edge for PWMxB. Make sure the duty cycle value of the current waveform applied to the dead-band module is greater than the required phase shift amount.

The Type 4 action qualifier and dead-band outputs of the ePWM module are delayed by one TBCLK cycle in comparison to the Type 2 ePWM module, although the Type 4 behavior is the same as the Type 3 PWM. Both PWMA and PWMB signals are delayed under all circumstances.

Shadow Mode:

The shadow mode for the DBRED is enabled by setting the DBCTL[SHDWDBREDMODE] bit and the shadow register for DBFED is enabled by setting the DBCTL [SHDWDBFEDMODE] bit. Shadow mode is disabled by default for both DBRED and DBFED.

If the shadow register is enabled, then the content of the shadow register is transferred to the active register on one of the following events as specified by the DBCTL [LOADREDMODE] and DBCTL [LOADFEDMODE] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero

The DBCTL register can be shadowed. The shadow mode for DBCTL is enabled by setting the DBCTL2[SHDWDBCTLMODE] bit. If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the DBCTL2[LOADDBCTLMODE] register bit:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD)
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero

Note

The application software must enable shadow load mode in the DBCTL[SHDWDBREDMODE] and DBCTL[SHDWDBFEDMODE] **before** programming values for the DBRED and DBFED registers. If the shadow register is enabled **after** programming the DBRED and DBFED registers, the DBRED and DBFED registers are loaded with a value of 0.

Global Load Support

Global load control mechanism can also be used for DBRED:DBREDHR, DBFED:DBFEDHR, and DBCTL registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The Global load control mechanism is explained in [Section 14.4.7](#).

Note

When DBRED/DBFED active is loaded with a new shadow value while DB counters are counting, the new DBRED/DBFED value only affects the NEXT PWMx edge and not the current edge.

A Deadband value of zero cannot be used when the Global Shadow to Active Load is set to occur at CTR=ZERO. Similarly, a Deadband value of PRD cannot be used when the Global Shadow to Active Load is set to occur at CTR=PRD.

TBPRDHDR cannot be used with Global load. If high-resolution period must be changed in the application, users must write to the individual period registers from an ePWM ISR (The ISR must be synchronous with the PWM switching period), where the Global Load One-Shot bit is also written to.

14.7.3 Operational Highlights for the Dead-Band Submodule

The configuration options for the dead-band submodule are shown in [Figure 14-35](#).




Figure 14-35. Configuration Options for the Dead-Band Submodule

Although all combinations are supported, not all are typical usage modes. [Table 14-9](#) documents some classical dead-band configurations. These modes assume that the DBCTL[IN_MODE] is configured such that EPWMxA In is the source for both falling-edge and rising-edge delay. Enhanced, or non-traditional modes can be achieved by changing the input signal source. The modes shown in [Table 14-9](#) fall into the following categories:

- **Mode 1: Bypass both falling-edge delay (FED) and rising-edge delay (RED):** Allows the user to fully disable the dead-band submodule from the PWM signal path.
- **Mode 2-5: Classical Dead-Band Polarity Settings:** These represent typical polarity configurations that can address all the active-high and active-low modes required by available industry power switch gate drivers. The waveforms for these typical cases are shown in [Figure 14-36](#). Note that to generate equivalent waveforms to [Figure 14-36](#), configure the action-qualifier submodule to generate the signal as shown for EPWMxA.
- **Mode 6: Bypass rising-edge delay (RED) and Mode 7: Bypass falling-edge delay (FED):** Finally the last two entries in [Table 14-9](#) show combinations where either the falling-edge delay (FED) or rising-edge delay (RED) blocks are bypassed.

[Figure 14-36](#) shows waveforms for typical cases where $0\% < \text{duty} < 100\%$.

Table 14-9. Classical Dead-Band Operating Modes

| Mode | Mode Description | DBCTL[POLSEL] | | DBCTL[OUT_MODE] | |
|------|---|---------------|--------|-----------------|----|
| | | S3 | S2 | S1 | S0 |
| 1 | EPWMxA and EPWMxB Passed Through (No Delay) | X | X | 0 | 0 |
| 2 | Active High Complementary (AHC) | 1 | 0 | 1 | 1 |
| 3 | Active Low Complementary (ALC) | 0 | 1 | 1 | 1 |
| 4 | Active High (AH) | 0 | 0 | 1 | 1 |
| 5 | Active Low (AL) | 1 | 1 | 1 | 1 |
| 6 | EPWMxA Out = EPWMxA In (No Delay) EPWMxB Out = EPWMxA In with Falling-Edge Delay | 0 or 1 | 0 or 1 | 0 | 1 |
| 7 | EPWMxA Out = EPWMxA In with Rising-Edge Delay EPWMxB Out = EPWMxB In with No Delay | 0 or 1 | 0 or 1 | 1 | 0 |

Table 14-10. Additional Dead-Band Operating Modes

| Mode Description | DBCTL[DEDB-MODE] | | DBCTL[OUTSWAP] | |
|--|------------------|----|----------------|----|
| | S8 | S6 | S6 | S7 |
| EPWMxA and EPWMxB signals are as defined by OUT-MODE bits. | 0 | 0 | 0 | 0 |
| EPWMxA = A-path as defined by OUT-MODE bits. | 0 | 0 | 0 | 1 |
| EPWMxB = A-path as defined by OUT-MODE bits (rising-edge delay or delay-bypassed A-signal path) | | | | |
| EPWMxA = B-path as defined by OUT-MODE bits (falling-edge delay or delay-bypassed B-signal path) | 0 | 1 | 0 | |
| EPWMxB = B-path as defined by OUT-MODE bits | | | | |
| EPWMxA = B-path as defined by OUT-MODE bits (falling-edge delay or delay-bypassed B-signal path) | 0 | 1 | 1 | |
| EPWMxB = A-path as defined by OUT-MODE bits (rising-edge delay or delay-bypassed A-signal path) | | | | |
| Rising-edge delay applied to EPWMxA / EPWMxB as selected by S4 switch (IN-MODE bits) on A signal path only. | 0 | X | X | |
| Falling-edge delay applied to EPWMxA / EPWMxB as selected by S5 switch (IN-MODE bits) on B signal path only. | | | | |
| Rising-edge delay and falling-edge delay applied to source selected by S4 switch (IN-MODE bits) and output to B signal path only. ⁽¹⁾ | 1 | X | X | |

- (1) When this bit is set to 1, the user can always either set OUT_MODE bits such that Apath = InA or set OUTSWAP bits such that EPWMxA=Bpath. Otherwise, EPWMxA is invalid.




Figure 14-36. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)

The dead-band submodule supports independent values for rising-edge (RED) and falling-edge (FED) delays. The amount of delay is programmed using the DBRED and DBFED registers. These are 10-bit registers and the value represents the number of TBCLK (time-base clock) pulses by which a signal edge is delayed. For example, the formula to calculate falling-edge-delay and rising-edge-delay is:

$$\text{FED} = \text{DBFED} \times T_{\text{TBCLK}}$$

$$\text{RED} = \text{DBRED} \times T_{\text{TBCLK}}$$

Where T_{TBCLK} is the period of TBCLK, the prescaled version of EPWMCLK.

For convenience, delay values for various TBCLK options are shown in [Table 14-11](#). The ePWM input clock frequency that these delay values been computed by is 100MHz.

Table 14-11. Dead-Band Delay Values in μ s as a Function of DBFED and DBRED

| Dead-Band Value DBFED, DBRED | Dead-Band Delay (μ s) | | |
|---------------------------------|----------------------------|---------------------|-------------------|
| | TBCLK = EPWMCLK/1 | TBCLK = EPWMCLK / 2 | TBCLK = EPWMCLK/4 |
| 1 | 0.01 | 0.02 | 0.04 |
| 5 | 0.05 | 0.10 | 0.20 |
| 10 | 0.10 | 0.20 | 0.40 |
| 100 | 1.00 | 2.00 | 4.00 |
| 200 | 2.00 | 4.00 | 8.00 |
| 400 | 4.00 | 8.00 | 16.00 |
| 500 | 5.00 | 10.00 | 20.00 |
| 600 | 6.00 | 12.00 | 24.00 |
| 700 | 7.00 | 14.00 | 28.00 |
| 800 | 8.00 | 16.00 | 32.00 |
| 900 | 9.00 | 18.00 | 36.00 |
| 1000 | 10.00 | 20.00 | 40.00 |

When half-cycle clocking is enabled, the formula to calculate the falling-edge-delay and rising-edge-delay becomes:

$$FED = DBFED \times T_{TBCLK}/2$$

$$RED = DBRED \times T_{TBCLK}/2$$

14.8 PWM Chopper (PC) Submodule

The PWM chopper submodule allows a high-frequency carrier signal to modulate the PWM waveform generated by the action-qualifier and dead-band submodules. This capability is important if pulse transformer-based gate drivers to control the power switching elements are needed.

Figure 14-37 illustrates the PWM chopper submodule within the ePWM.




Figure 14-37. PWM Chopper Submodule

14.8.1 Purpose of the PWM Chopper Submodule

The key functions of the PWM chopper submodule are:

- Programmable chopping (carrier) frequency
- Programmable pulse width of first pulse
- Programmable duty cycle of second and subsequent pulses
- Can be fully bypassed if not required

14.8.2 Operational Highlights for the PWM Chopper Submodule

Figure 14-38 shows the operational details of the PWM chopper submodule. The carrier clock is derived from EPWMCLK. The clock frequency and duty cycle are controlled using the CHPFREQ and CHPDUTY bits in the PCCTL register. The one-shot block is a feature that provides a high energy first pulse to make sure hard and fast power switch turn on, while the subsequent pulses sustain pulses, making sure the power switch remains on. The one-shot width is programmed using the OSHTWTH bits. The PWM chopper submodule can be fully disabled (bypassed) using the CHPEN bit.




Figure 14-38. PWM Chopper Submodule Operational Details

14.8.3 Waveforms

Figure 14-39 shows simplified waveforms of the chopping action only; one-shot and duty-cycle control are not shown. Details of the one-shot and duty-cycle control are discussed in the following sections.




Figure 14-39. Simple PWM Chopper Submodule Waveforms Showing Chopping Action Only

14.8.3.1 One-Shot Pulse

The width of the first pulse can be programmed to any of 16 possible pulse width values. The width or period of the first pulse is given by:

$$T_{1\text{st}\text{pulse}} = T_{\text{EPWMCLK}} \times 8 \times \text{OSHTWTH}$$

Where T_{EPWMCLK} is the period of the system clock (EPWMCLK) and OSHTWTH is the four control bits (value from 1 to 16).

Figure 14-40 shows the first and subsequent sustaining pulses and **Table 14-12** gives the possible pulse width values for a EPWMCLK = 80MHz.




Figure 14-40. PWM Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses

Table 14-12. Possible Pulse Width Values for EPWMCLK = 80MHz

| OSHTWTH (hex) | Pulse Width (ns) |
|---------------|------------------|
| 0 | 100 |
| 1 | 200 |
| 2 | 300 |
| 3 | 400 |
| 4 | 500 |
| 5 | 600 |
| 6 | 700 |
| 7 | 800 |
| 8 | 900 |
| 9 | 1000 |
| A | 1100 |
| B | 1200 |
| C | 1300 |
| D | 1400 |
| E | 1500 |
| F | 1600 |

14.8.3.2 Duty Cycle Control

Pulse transformer-based gate drive designs need to comprehend the magnetic properties or characteristics of the transformer and associated circuitry. Saturation is one such consideration. To assist the gate drive designer, the duty cycles of the second and subsequent pulses have been made programmable. These sustaining pulses make sure the correct drive strength and polarity is maintained on the power switch gate during the on period, and hence a programmable duty cycle allows a design to be tuned or optimized using software control.

Figure 14-41 shows the duty cycle control that is possible by programming the CHPDUTY bits. One of seven possible duty ratios can be selected ranging from 12.5% to 87.5%.




Figure 14-41. PWM Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses

14.9 Trip-Zone (TZ) Submodule

Each ePWM module is connected to six $\overline{\text{TZn}}$ signals ($\overline{\text{TZ1}}$ to $\overline{\text{TZ6}}$). $\overline{\text{TZ1}}$ to $\overline{\text{TZ3}}$ are sourced from the GPIO mux. $\overline{\text{TZ4}}$ is sourced from an inverted EQEPxERR signal on those devices with an EQEP module. $\overline{\text{TZ5}}$ is connected to the system clock fail logic, and $\overline{\text{TZ6}}$ is sourced from the EMUSTOP output from the CPU. These signals indicate external fault or trip conditions, and the ePWM outputs can be programmed to respond accordingly when faults occur.

Figure 14-42 illustrates the trip-zone submodule within the ePWM.




Figure 14-42. Trip-Zone Submodule

14.9.1 Purpose of the Trip-Zone Submodule

The key functions of the trip-zone submodule are:

- Trip inputs $\overline{\text{TZ1}}$ to $\overline{\text{TZ6}}$ can be flexibly mapped to any ePWM module.
- Upon a fault condition, outputs EPWMxA and EPWMxB can be forced to one of the following:
 - High
 - Low
 - High-impedance
 - No action taken
- Support for one-shot trip (OSHT) for major short circuits or over-current conditions.
- Support for cycle-by-cycle tripping (CBC) for current limiting operation.
- Support for digital compare tripping (DC) based on state of on-chip analog comparator module outputs and $\overline{\text{TZ1}}$ to $\overline{\text{TZ3}}$ signals.
- Each trip-zone input and digital compare (DC) submodule DCAEV1/2 or DCBEVT1/2 force event can be allocated to either one-shot or cycle-by-cycle operation.
- Interrupt generation is possible on any trip-zone input.
- Software-forced tripping is also supported.
- The trip-zone submodule can be fully bypassed if the trip-zone submodule is not required.

14.9.2 Operational Highlights for the Trip-Zone Submodule

The following sections describe the operational highlights and configuration options for the trip-zone submodule.

The trip-zone signals $\overline{TZ1}$ to $\overline{TZ6}$ (also collectively referred to as \overline{TZn}) are active-low input signals. When one of these signals goes low, or when a DCAEVT1/2 or DCBEVT1/2 force happens based on the TZDCSEL register event selection, the indication is that a trip event has occurred. Each ePWM module can be individually configured to ignore or use each of the trip-zone signals or DC events. Which trip-zone signals or DC events are used by a particular ePWM module is determined by the TZSEL register for that specific ePWM module. The trip-zone signals can or cannot be synchronized to the ePWMclock (EPWMCLK) and digitally filtered within the GPIO MUX block. A minimum of $3 \times TBCLK$ low pulse width on \overline{TZn} inputs is sufficient to trigger a fault condition on the ePWM module. If the pulse width is less than this, the trip condition cannot be latched by CBC or OST latches. The asynchronous trip makes sure that if clocks are missing for any reason, the outputs can still be tripped by a valid event present on \overline{TZn} inputs. The GPIOs or peripherals must be appropriately configured. For more information, see the *System Control and Interrupts* chapter.

Each \overline{TZn} input can be individually configured to provide either a cycle-by-cycle or one-shot trip event for an ePWM module. DCAEVT1 and DCBEVT1 events can be configured to directly trip an ePWM module or provide a one-shot trip event to the module. Likewise, DCAEVT2 and DCBEVT2 events can also be configured to directly trip an ePWM module or provide a cycle-by-cycle trip event to the module. This configuration is determined by the TZSEL[DCAEVT1/2], TZSEL[DCBEVT1/2], TZSEL[CBCn], and TZSEL[OSHTn] control bits (where n corresponds to the trip input), respectively.

- **Cycle-by-Cycle (CBC):**

When a cycle-by-cycle trip event occurs, the action specified in the TZCTL[TZA] and TZCTL[TZB] bits is carried out immediately on the EPWMxA and EPWMxB outputs. [Table 14-13](#) lists some of the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up or while the counter is counting down by appropriately configuring bits in the TZCTL2 register. Actions specified in the TZCTL2 register take effect only when the ETZE bit in TZCTL2 is set.

Additionally, when a cycle-by-cycle trip event occurs, the cycle-by-cycle trip event flag (TZFLG[CBC]) is set and a EPWMx_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller. A corresponding flag for the event that caused the CBC event is also set in register TZCBCFLG.

If the CBC interrupt is enabled using the TZEINT register and DCAEVT2 or DCBEVT2 are selected as CBC trip sources using the TZSEL register, it is not necessary to also enable the DCAEVT2 or DCBEVT2 interrupts in the TZEINT register, as the DC events trigger interrupts through the CBC mechanism.

The specified condition on the inputs is automatically cleared based on the selection made with TZCLR[CBCPULSE] if the trip event is no longer present. Therefore, in this mode, the trip event is cleared or reset every PWM cycle. The TZFLG[CBC] and TZCBCFLG flag bits remain set until the flag bits are manually cleared by writing to the TZCLR[CBC] and TZCBCCLR flag bits. If the cycle-by-cycle trip event is still present when the TZFLG[CBC] and TZCBCFLG register bits are cleared, then these bits are again immediately set.

- **One-Shot (OSHT):**

When a one-shot trip event occurs, the action specified in the TZCTL[TZA] and TZCTL[TZB] bits is carried out immediately on the EPWMxA and EPWMxB output. [Table 14-13](#) lists some of the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up and while the counter is counting down by appropriately configuring bits in TZCTL2 register. Actions specified in TZCTL2 register take effect only when ETZE bit in TZCTL2 is set.

Additionally, when a one-shot trip event occurs, the one-shot trip event flag (TZFLG[OST]) is set and a EPWMx_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller. A corresponding flag for the event that caused the OST event is also set in register TZOSTFLG. The one-shot trip condition must be cleared manually by writing to the TZCLR[OST] bit. If desired, the TZOSTFLG register bit can be cleared by manually writing to the corresponding bit in the TZOSTCLR register.

If the one-shot interrupt is enabled using the TZEINT register and DCAEVT1 or DCBEVT1 are selected as OSHT trip sources using the TZSEL register, it is not necessary to also enable the DCAEVT1 or DCBEVT1 interrupts in the TZEINT register, as the DC events trigger interrupts through the OSHT mechanism.

Note

Clear the TZFLG and TZOSTFLG flags after making sure that the TRIPIN source of the OST has become inactive. Otherwise, if interrupts are enabled, depending on when the flags are cleared, an OST interrupt can occur and the OST flags are zero.

- Digital Compare Events (DCAEVT1/2 and DCBEVT1/2):**

A digital compare DCAEVT1/2 or DCBEVT1/2 event is generated based on a combination of the DCAH/DCAL and DCBH/DCBL signals as selected by the TZDCSEL register. The signals which source the DCAH/DCAL and DCBH/DCBL signals are selected using the DCTRIPSEL register and can be either trip zone input pins or analog comparator CMPSSx signals. For more information on the digital compare submodule signals, see [Section 14.11](#).

When a digital compare event occurs, the action specified in the TZCTL[DCAEVT1/2] and TZCTL[DCBEVT1/2] bits is carried out immediately on the EPWMxA and EPWMxB output. [Table 14-13](#) lists the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up and while the counter is counting down by appropriately configuring bits in TZCTLDCA and TZCTLDCB register. Actions specified in TZCTLDCA and TZCTLDCB registers take effect only when ETZE bit in TZCTL2 is set.

In addition, the relevant DC trip event flag (TZFLG[DCAEVT1/2] / TZFLG[DCBEVT1/2]) is set and a EPWMx_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller.

The specified condition on the pins is automatically cleared when the DC trip event is no longer present. The TZFLG[DCAEVT1/2] or TZFLG[DCBEVT1/2] flag bit remains set until the flag is manually cleared by writing to the TZCLR[DCAEVT1/2] or TZCLR[DCBEVT1/2] bit. If the DC trip event is still present when the TZFLG[DCAEVT1/2] or TZFLG[DCBEVT1/2] flag is cleared, then the flag is again immediately set.

The action taken when a trip event occurs can be configured individually for each of the ePWM output pins by way of the TZCTL, TZCTL2, TZCTLDCA, and TZCTLDCB register bit fields. Some of the possible actions, shown in [Table 14-13](#), can be taken on a trip event.

Table 14-13. Possible Actions On a Trip Event

| TZCTL Register Bitfield Settings | EPWMxA and EPWMxB | Comment |
|----------------------------------|---------------------|---|
| 0,0 | High-Impedance | Tripped |
| 0,1 | Force to High State | Tripped |
| 1,0 | Force to Low State | Tripped |
| 1,1 | No Change | Do Nothing. No change is made to the output. |

Example 14-1. Trip-Zone Configurations

Scenario A:

A one-shot trip event on $\overline{TZ1}$ pulls both EPWM1A, EPWM1B low and also forces EPWM2A and EPWM2B high.

- Configure the ePWM1 registers as follows:
 - TZSEL[OSHT1] = 1: enables $\overline{TZ1}$ as a one-shot event source for ePWM1
 - TZCTL[TZA] = 2: EPWM1A is forced low on a trip event.
 - TZCTL[TZB] = 2: EPWM1B is forced low on a trip event.
- Configure the ePWM2 registers as follows:
 - TZSEL[OSHT1] = 1: enables $\overline{TZ1}$ as a one-shot event source for ePWM2
 - TZCTL[TZA] = 1: EPWM2A is forced high on a trip event.
 - TZCTL[TZB] = 1: EPWM2B is forced high on a trip event.

Scenario B:

A cycle-by-cycle event on $\overline{TZ5}$ pulls both EPWM1A, EPWM1B low.

A one-shot event on $\overline{TZ1}$ or $\overline{TZ6}$ puts EPWM2A into a high impedance state.

- Configure the ePWM1 registers as follows:
 - TZSEL[CBC5] = 1: enables $\overline{TZ5}$ as a cycle-by-cycle event source for ePWM1
 - TZCTL[TZA] = 2: EPWM1A is forced low on a trip event.
 - TZCTL[TZB] = 2: EPWM1B is forced low on a trip event.
- Configure the ePWM2 registers as follows:
 - TZSEL[OSHT1] = 1: enables $\overline{TZ1}$ as a one-shot event source for ePWM2
 - TZSEL[OSHT6] = 1: enables $\overline{TZ6}$ as a one-shot event source for ePWM2
 - TZCTL[TZA] = 0: EPWM2A is put into a high-impedance state on a trip event.
 - TZCTL[TZB] = 3: EPWM2B ignores the trip event.

Note

When configuring the GPIOs and INPUT X-BAR/EPWM X-BAR options, be aware that a change in the X-BAR input selections can cause an unwanted event. Therefore, set up the GPIO and X-BAR input configurations before enabling the ePWM Trip-Zone. If a requirement is to change the GPIO/X-BAR configurations while the ePWM Trip-Zone is enabled, the user can turn off the TRIPs by clearing the TZSEL register and reconfiguring the TRIP selection (TZSEL) after the INPUT XBAR selection is changed.

14.9.3 Generating Trip Event Interrupts

Figure 14-43 and Figure 14-44 illustrate the trip-zone submodule control and interrupt logic, respectively. DCAEVT1/2 and DCBEVT1/2 signals are described in further detail in Section 14.11.




Figure 14-43. Trip-Zone Submodule Mode Control Logic




Figure 14-44. Trip-Zone Submodule Interrupt Logic

These individual flags for the CBC, OST and DCxEVTy can be used to detect the source of the EPWMxTZINT Interrupt. When multiple sources are used to generate the EPWMxTZINT interrupt, reading and clearing the flags takes different actions based on the specific event.

14.10 Event-Trigger (ET) Submodule

The key functions of the event-trigger submodule are:

- Receives event inputs generated by the time-base, counter-compare, and digital-compare submodules
- Uses the time-base direction information for up/down event qualification
- Uses prescaling logic to issue interrupt requests and ADC start of conversion at:
 - Every event
 - Every second event
 - Up to every fifteenth event
- Provides full visibility of event generation using event counters and flags
- Allows software forcing of Interrupts and ADC start of conversion

The event-trigger submodule manages the events generated by the time-base submodule, the counter-compare submodule, and the digital-compare submodule to generate an interrupt to the CPU and a start of conversion pulse to the ADC when a selected event occurs.

Figure 14-45 illustrates the event-trigger submodule within the ePWM.




Figure 14-45. Event-Trigger Submodule

14.10.1 Operational Overview of the ePWM Event-Trigger Submodule

The event-trigger submodule monitors various event conditions (shown as inputs on the left side of Figure 14-46) and can be configured to prescale these events before issuing an Interrupt request or an ADC start of conversion. The event-trigger prescaling logic can issue Interrupt requests and ADC start of conversion at:

- Every event
- Every second event
- Up to every fifteenth event




Figure 14-46. Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs

- ETSEL - This selects which of the possible events trigger an interrupt or start an ADC conversion.
- ETPS - This programs the event prescaling options mentioned above.
- ETFLG - These are flag bits indicating status of the selected and prescaled events.
- ETCLR - These bits allow clearing the flag bits in the ETFLG register using software.
- ETFRC - These bits allow software forcing of an event. Useful for debugging or software intervention.
- ETINTPS - This programs the interrupt event prescaling options, supporting count and period up to 15 events.
- ETSOCPS - This programs the SOC event prescaling options, supporting count and period up to 15 events.
- ETCNTINITCTL - These bits enable ETCNTINIT initialization using SYNC event or using software force.
- ETCNTINIT - These bits allow initializing INT/SOCA/SOCB counters on SYNC events (or software force) with user programmed value.

A more detailed look at how the various register bits interact with the Interrupt and ADC start of conversion logic are shown in Figure 14-47, Figure 14-48, and Figure 14-49.

Figure 14-47 shows the event-trigger's interrupt generation logic. The interrupt-period (ETPS[INTPRD]) bits specify the number of events required to cause an interrupt pulse to be generated. The choices available are:

- Do not generate an interrupt.
- Generate an interrupt on every event.
- Generate an interrupt on every second event.
- Generate an interrupt on every third event.

The selection made on ETPS[INTPSSEL] bit determines whether ETINTPS register, INTCNT2 and INTPRD2 bit fields determine frequency of events (interrupt once every 0-15 events).

The event that can cause an interrupt is configured by the interrupt selection (ETSEL[INTSEL]) and (ETSEL[INTSELCMP]) bits. The event can be one of the following:

- Time-base counter equal to zero (TBCTR = 0x00).
- Time-base counter equal to period (TBCTR = TBPRD).
- Time-base counter equal to zero or period (TBCTR = 0x00 || TBCTR = TBPRD).
- Time-base counter equal to the compare A register (CMPA) when the timer is incrementing.
- Time-base counter equal to the compare A register (CMPA) when the timer is decrementing.
- Time-base counter equal to the compare B register (CMPB) when the timer is incrementing.
- Time-base counter equal to the compare B register (CMPB) when the timer is decrementing.
- Time-base counter equal to the compare C register (CMPC) when the timer is incrementing.
- Time-base counter equal to the compare C register (CMPC) when the timer is decrementing.
- Time-base counter equal to the compare D register (CMPD) when the timer is incrementing.
- Time-base counter equal to the compare D register (CMPD) when the timer is decrementing.

The number of events that have occurred can be read from the interrupt event counter ETPS[INTCNT] or ETINTPS[INTCNT2] register bits based off of the selection made using ETPS[INTPSSEL]. That is, when the specified event occurs the ETPS[INTCNT] or ETINTPS[INTCNT2] bits are incremented until the bits reach the value specified by ETPS[INTPRD] or ETINTPS[INTPRD2] determined again by the selection made in ETPS[INTPSSEL]. When ETPS[INTCNT] = ETPS[INTPRD], the counter stops counting and the counter output is set. The counter is only cleared when an interrupt is sent to the interrupt controller.

When ETPS[INTCNT] reaches ETPS[INTPRD], the following behavior occurs. [The following behavior is also applicable to ETINTPS[INTCNT2] and ETINTPS[INTPRD2]:

- If interrupts are enabled, ETSEL[INTEN] = 1 and the interrupt flag is clear, ETFLG[INT] = 0, then an interrupt pulse is generated and the interrupt flag is set, ETFLG[INT] = 1, and the event counter is cleared ETPS[INTCNT] = 0. The counter begins counting events again.
- If interrupts are disabled, ETSEL[INTEN] = 0, or the interrupt flag is set, ETFLG[INT] = 1, the counter stops counting events when the counter reaches the period value ETPS[INTCNT] = ETPS[INTPRD].
- If interrupts are enabled, but the interrupt flag is already set, then the counter holds the output high until the ENTFLG[INT] flag is cleared. This allows for one interrupt to be pending while one is serviced.

Writing a 0 to the INTPRD bits automatically clears the counter (INTCNT = 0) and the counter output resets (so no interrupts are generated). For all other writes to INTPRD, INTCNT retains the previous value. INTCNT resets when INTCNT overflows. Writing a 1 to the ETFRC[INT] bit increments the event counter INTCNT. The counter behaves as previously described when INTCNT = INTPRD. When INTPRD = 0, the counter is disabled and hence no events are detected and the ETFRC[INT] bit is also ignored. The same applies to ETINTPS[INTCNT2] and ETINTPS[INTPRD2].

The previous definition means that an interrupt on every event, on every second event, or on every third event if using the INTCNT and INTPRD can be generated. An interrupt on every event up to 15 events if using the INTCNT2 and INTPRD2 can be generated.

The INTCNT2 value can be initialized with the value from ETCNTINIT[INTINIT] based on the selection made in ETCNTINITCTL[INTINITEN]. When ETCNTINITCTL[INTINITEN] is set, then initialization of INTCNT2 counter with contents of ETCNTINIT[INTINIT] on a SYNC event or software force is determined by ETCNTINITCTL[INTINITFRC].





Figure 14-47. Event-Trigger Interrupt Generator


Figure 14-48 shows the operation of the event-trigger's start-of-conversion-A (SOCA) pulse generator. The enhancements include SOCASELCMP and SOCBSELCMP bit fields defined in the ETSEL register enable CMPC and CMPD events respectively to cause a start of conversion. The ETPS[SOCAPSSEL] bit field determines whether SOCACNT2 and SOCAPRD2 take control or not. The ETPS[SOCACNT] counter and ETPS[SOCAPRD] period values behave similarly to the interrupt generator except that the pulses are continuously generated. That is, the pulse flag ETFLG[SOCA] is latched when a pulse is generated, but the interrupt generator does not stop further pulse generation. The enable and disable bit ETSEL[SOCAEN] stops pulse generation, but input events can still be counted until the period value is reached as with the interrupt generation logic. The event that triggers an SOCA and SOCB pulse can be configured separately in the ETSEL[SOCASEL] and ETSEL[SOCBSEL] bits. The possible events are the same events that can be specified for the interrupt generation logic with the addition of the DCAEVT1.soc and DCBEVT1.soc event signals from the digital compare (DC) submodule. The SOCACNT2 initialization scheme is very similar to the interrupt generator with respective enable, value initialize and SYNC or software force options.



NOTE: The DCAEV1.soc signals are generated by the Digital Compare (DC) submodule in [Section 14.11](#).

Figure 14-48. Event-Trigger SOCA Pulse Generator

[Figure 14-49](#) shows the operation of the event-trigger's start-of-conversion-B (SOCB) pulse generator. The event-trigger's SOCB pulse generator operates the same way as the SOCA.



NOTE: The DCBEVT1.soc signals are generated by the Digital Compare (DC) submodule in [Section 14.11](#).

Figure 14-49. Event-Trigger SOCB Pulse Generator

14.11 Digital Compare (DC) Submodule

Figure 14-50 illustrates where the digital compare (DC) submodule signals interface to other submodules in the ePWM system.

The eCAP input signals are sourced from the Input X-BAR signals as shown in Figure 14-51.

On this device, any of the GPIO pins can be flexibly mapped to be the trip-zone input and trip inputs to the trip-zone submodule and digital compare submodule. The Input X-BAR Input Select (INPUTxSELECT) register defines which GPIO pins gets assigned to be the trip-zone inputs / trip inputs.

The digital compare (DC) submodule compares signals external to the ePWM module (for instance, CMPSSx signals from the analog comparators) to directly generate PWM events/actions which then feed to the event-trigger, trip-zone, and time-base submodules. Additionally, blanking window functionality is supported to filter noise or unwanted pulses from the DC event signals.

Note

The user is responsible for driving the correct state on the selected pin before enabling the clock and configuring the trip input for the respective ePWM peripheral to avoid spurious latch of the TRIP signal.




Figure 14-50. Digital-Compare Submodule High-Level Block Diagram




Figure 14-51. GPIO MUX-to-Trip Input Connectivity

14.11.1 Purpose of the Digital Compare Submodule

The key functions of the digital compare submodule are:

- Analog comparator (COMP) module outputs fed through the Input X-BAR, EPWM X-BAR, externally using the GPIO peripheral, interrupt controller signals, ECC error signals, TZ1, TZ2, and TZ3 inputs generate Digital Compare A High/Low (DCAH, DCAL) and Digital Compare B High/Low (DCBH, DCBL) signals.
- DCAH/L and DCBH/L signals trigger events that can then either be filtered or applied directly to the trip-zone, event-trigger, and time-base submodules to:
 - generate a trip zone interrupt
 - generate an ADC start of conversion
 - force an event
 - generate a synchronization event for synchronizing the ePWM module TBCTR.
- Event filtering (blanking window logic) can optionally blank the input signal to remove noise.

14.11.2 Enhanced Trip Action Using CMPSS

To allow multiple CMPSS at a time to affect DCA/BEVTx events and trip actions, there is a OR logic to bring together ALL trip inputs (up to 15) from sources external to the ePWM module and feed into DCAH, DCAL, DCBH, and DCBL as a “combinational input” using the DCTRIPSEL register. This is configured by selecting “Trip combination input” (value of 0xF) in the DCTRIPSEL register.

There is a discrete choice of which trip inputs to put through the combinational logic for generating the DCAH, DCAL, DCBH, and DCBL signals. This is achieved using the DCAHTRIPSEL, DCALTRIPSEL, DCBHTRIPSEL, and DCBLTRIPSEL register selections. Inputs selected for combinational input are passed through to the DCTRIPSEL register.

14.11.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis

When using the CMPSS to trip the ePWM on a cycle-by-cycle basis, steps can be taken to prevent an asserted comparator trip state in one PWM cycle from extending into the following cycle. The CMPSS can be used to signal a trip condition to the downstream ePWM modules. For applications like peak current mode control, only one trip event per PWM cycle is expected. Under certain conditions, it is possible for a sustained or late trip event (arriving near the end of a PWM cycle) to carry over into the next PWM cycle if precautions are not taken. If either the CMPSS Digital Filter or the ePWM Digital Compare (DC) submodule is configured to qualify the comparator trip signal, “N” number of clock cycles of qualification are introduced before the ePWM trip logic can respond to logic changes of the trip signal. Once an ePWM trip condition is qualified, the trip condition remains active for N clock cycles after the comparator trip signal has de-asserted. If a qualified comparator trip signal remains asserted within N clock cycles prior to the end of a PWM cycle, the trip condition is not cleared until after the following PWM cycle has started. Thus, the new PWM cycle detects a trip condition as soon as the cycle begins.

To avoid this undesired trip condition, the application can take steps to make sure that the qualified trip signal seen by the ePWM trip logic is deasserted prior to the end of each PWM cycle. This can be accomplished through various methods:

- Design the system such that a comparator trip is not asserted within N clock cycles prior to the end of the PWM cycle.
- Activate blanking of the comparator trip signal using the ePWM event filter at least two clock cycles prior to the PWMSYNCPER signal and continue blanking for at least N clock cycles into the next PWM cycle.
- If the CMPSS COMPxLATCH path is used, clear the COMPxLATCH at least N clock cycles prior to the end of the PWM cycle. The latch can be cleared by software (using COMPSTSCLR) or by generating an early PWMSYNCPER signal. The ePWM modules on this device include the ability to generate PWMSYNCPER upon a CMPC or CMPD match (using HRPCTL) for arbitrary PWMSYNCPER placement within the PWM cycle.

14.11.4 Operation Highlights of the Digital Compare Submodule

The following sections describe the operational highlights and configuration options for the digital compare submodule.

14.11.4.1 Digital Compare Events

As described in [Section 14.11.1](#), trip zone inputs ($\overline{\text{TZ1}}$, $\overline{\text{TZ2}}$, and $\overline{\text{TZ3}}$) and CMPSSx signals from the analog comparator (COMP) module can be selected using the DCTRIPSEL bits to generate the Digital Compare A High and Low (DCAH/L) and Digital Compare B High and Low (DCBH/L) signals. Then, the configuration of the TZDCSEL register qualifies the actions on the selected DCAH/L and DCBH/L signals, which generate the DCAEVT1/2 and DCBEVT1/2 events (Event Qualification A and B).

Note

The $\overline{\text{TZn}}$ signals, when used as a DCEVT tripping functions, are treated as a normal input signal and can be defined to be active-high or active-low inputs. ePWM outputs are asynchronously tripped when either the $\overline{\text{TZn}}$, DCAEVTx.force, or DCBEVTx.force signals are active. For the condition to remain latched, a minimum of $3 \times \text{TBCLK}$ sync pulse width is required. If pulse width is $< 3 \times \text{TBCLK}$ sync pulse width, the trip condition can or can not get latched by CBC or OST latches.

The DCAEVT1/2 and DCBEVT1/2 events can then be filtered to provide a filtered version of the event signals (DCEVTFILT) or the filtering can be bypassed. Filtering is discussed further in [Event Filtering](#). Either the DCAEVT1/2 and DCBEVT1/2 event signals or the filtered DCEVTFILT event signals can generate a force to the trip zone module, a TZ interrupt, an ADC SOC, or a PWM sync signal.

- **force signal:** DCAEVT1/2.force signals force trip zone conditions which either directly influence the output on the EPWMxA pin (using TZCTL, TZCTLDC, TZCTLDCB register configurations) or, if the DCAEVT1/2 signals are selected as one-shot or cycle-by-cycle trip sources (using the TZSEL register), the DCAEVT1/2.force signals can effect the trip action using the TZCTL or TZCTL2 register configurations. The DCBEVT1/2.force signals behaves similarly, but affect the EPWMxB output pin instead of the EPWMxA output pin.

The priority of conflicting actions on the TZCTL, TZCTL2, TZCTLDC and TZCTLDCB registers is as follows (highest priority overrides lower priority):

Output EPWMxA:

- TZA (highest) -> DCAEVT1 -> DCAEVT2 (lowest)
- TZAU (highest) -> DCAEVT1U -> DCAEVT2U (lowest)
- TZAD (highest) -> DCAEVT1D -> DCAEVT2D (lowest)

Output EPWMxB:

- TZB (highest) -> DCBEVT1 -> DCBEVT2 (lowest)
- TZBU (highest) -> DCBEVT1U -> DCBEVT2U (lowest)
- TZBD (highest) -> DCBEVT1D -> DCBEVT2D (lowest)

- **interrupt signal:** DCAEVT1/2.interrupt signals generate trip zone interrupts to the interrupt controller. To enable the interrupt, set the DCAEVT1, DCAEVT2, DCBEVT1, or DCBEVT2 bits in the TZEINT register. Once one of these events occurs, an EPWMxTZINT interrupt is triggered, and the corresponding bit in the TZCLR register must be set to clear the interrupt.
- **soc signal:** The DCAEVT1.soc signal interfaces with the event-trigger submodule and can be selected as an event which generates an ADC start-of-conversion-A (SOCA) pulse using the ETSEL[SOCASEL] bit. Likewise, the DCBEVT1.soc signal can be selected as an event which generates an ADC start-of-conversion-B (SOCB) pulse using the ETSEL[SOCBSEL] bit.
- **sync signal:** The DCAEVT1.sync and DCBEVT1.sync events are ORed with the EPWMxSYNCI input signal and the TBCTL[SWFSYNC] signal to generate a synchronization pulse to the time-base counter.

[Figure 14-52](#) and [Figure 14-53](#) show how the DCxEVT1, DCxEVT2, or DCEVTFILT signals are processed to generate the digital compare A and B event force, interrupt, soc and sync signals.

In some of the applications like Phase Shifted Full Bridge (PSFB) Converters, it is required that different actions are taken on a CBC trip event and an OST trip event. This can be achieved using the DCxEVT1LAT.

- This latch can be cleared on CNT=0, CTR=PRD, and CNT=0 OR CTR=PRD events based on the setting of DCxCTL.EVTy.LATCLRSEL setting. This is similar to CBC latch clear mechanism.
- DCxEVTy.force signal can be chosen to be either the latched version or the unlatched version based on DCxCTL.EVTyLATSEL value.
- The status of DCxEVTyLAT signal can be accessed by reading DCxCTL.EVTyLAT field.




Figure 14-52. DCxEVT1 Event Triggering




Figure 14-53. DCxEVT2 Event Triggering

14.11.4.2 Event Filtering

Blank Control Logic: The DCAEVT1/2 and DCBEVT1/2 events can be filtered using event filtering logic to remove noise by optionally blanking events for a certain period of time. This is useful for cases where the analog comparator outputs can be selected to trigger DCAEVT1/2 and DCBEVT1/2 events, and the blank control logic is used to filter out potential noise on the signal prior to tripping the PWM outputs or generating an interrupt or ADC start-of-conversion. Blank control logic is used to define a blanking window, which ignores all event occurrences on the signal while the window is active. The blanking window is configured in the DCFCTL, DCFOFFSET, and DCFWINDOW registers. The DCFCTL register enables the blanking window and aligns the blanking window to either a CTR = PRD pulse or a CTR = 0 pulse or both CTR = PRD and CTR = 0 as specified by DCFCTL[PULSESEL]. DCFCTL[SRCSEL] selects the DCxEVTy event source for the DCEVTFILT signal. An offset value in TBCLK counts is programmed into the DCFOFFSET register, which determines at what point after the CTR = PRD or CTR = 0 pulse the blanking window starts. The duration of the blanking window, in number of TBCLK counts after the offset counter expires, is written to the DCFWINDOW register by the application. Before and after the blanking window ends, events can generate soc, sync, interrupt, and force signals as before.

Figure 14-54 shows the details of the event filtering logic.




Figure 14-54. Event Filtering

Capture Control Logic: The event filtering can also capture the TBCTR value of the selected DCxEVTy event as configured in the DCCAPCTL register. When capture control logic is enabled, the selected DCxEVTy event triggers capture of the TBCTR to the active register. The CPU reads directly from the active register unless shadow mode is enabled by DCCAPCTL[SHDWMODE]. When shadow mode is enabled, the active register information is copied to shadow register on the event specified by DCFCTL[PULSESEL], and the CPU reads from the shadow register. After the selected DCxEVTy event, no further capture events occur until the event specified by DCCAPCTL[CAPMODE]. The CAPMODE can be configured two ways: (1) no further capture events occur until the event defined by DCFCTL[PULSESEL] or (2) no further capture events occur until the compare-event flag at DCCAPCTL[CAPSTS] is cleared by DCCAPCTL[CAPCLR].

Note

You must configure the ePWM blanking window appropriately so that the Trip Input stays valid for at least 3 ePWM cycles after the blanking window has expired.

Figure 14-55 illustrates several timing conditions for the offset and blanking window within an ePWM period. Notice that if the blanking window crosses the CTR = 0 or CTR = PRD boundary, the next window still starts at the same offset value after the CTR = 0 or CTR = PRD pulse.




Figure 14-55. Blanking Window Timing Diagram

BLANKPULSEMIX Signals

The DCFCTL MUX (available for Blank Control Logic and Capture Control Logic) has new options that allows the mux to select the BLANKPULSEMIX signal. The BLANKPULSEMIX signal is used, if the signal is selected by DCFCTL[PULSESEL]

14.11.4.3 Valley Switching

Event filtering depicts the valley switching function along with the event filtering logic described in Event Filtering. This function can be used to achieve programmable valley switching without any additional external circuitry. This module provides an on-chip hardware mechanism that can:

- Capture the oscillation period
- Accurately delay the PWM switching instant
- Allow a programmable number of edges before the delay takes effect
- Provide multiple choices of triggers and events
- Allow easy adaptability for optimum performance under changing system/operating conditions

The DCxEVTy signal needs further processing to support valley switching. Here is a brief description of how valley switching function is enabled:

1. Select one of the DCxEVTy events as input to the valley switching block (DCFCTL[SRCSEL]) with an option to add the blanking window (Blank Control Logic). This is where the comparator output (or external input) above is selected as an input to the valley switching block.
2. Configure the edge filter to capture 'n' rising, falling or both edges through the edge selection logic (DCFCTL[EDGEMODE, EDGECOUNT]).
3. Select the correct event to reset and restart the edge filter (VCAPCTL[TRIGSEL]). Edge capturing event is triggered or armed by this selected edge.
4. Enable valley capture logic (VCAPCTL[VCAPE]).
5. Select the start edge that indicates the start of capture for oscillation period measurement (VCNTCFG[STARTEDGE]). This is where the 16-bit counter starts counting.
6. Select the stop edge (VCNTCFG[STOPEDGE]) that indicates the edge at which the 16-bit counter stops counting. The captured counter value (CNTVAL) provides oscillation period information.
 - The STOPEDGE value must always be greater than STARTEDGE value.
7. Configure and apply the captured delay (CNTVAL) to the edge filtered DCxEVTy signal. The CNTVAL value can be applied as is or applied in conjunction with a software programmed value (useful for offset adjustment) (SWVDELVAL) or only a fraction of the delay can be applied with or without SWVDELVAL. This is useful to correctly apply a delay corresponding to the valley point. (VCAPCTL[VDELAYDIV])
8. Configure VCAPCTL[EDGEFILTDLYSEL] to apply hardware delay based on the captured value above.

Once the counter is stopped, counter value is copied into CNTVAL register and counter is reset to zero. No further captures are done until the logic is triggered again by occurrence of event selected by VCAPCTL[TRIGSEL]. In this implementation, the software trigger is used as the source for VCAPCTL[TRIGSEL]. Upon occurrence of the trigger event, irrespective of the current status of the counter, the counter is reset and starts counting from zero upon occurrence of the STARTEDGE. Similarly, upon occurrence of the trigger event, the edge filter is reset and starts counting from zero upon occurrence of the STARTEDGE.

Output from the valley switching block (DCEVTFILT) is then used to synchronize the PWM time-base. The process is shown in [Figure 14-56](#).

Note

A specific application example showcasing the usage of valley switching hardware and software is available in C2000Ware.




Figure 14-56. Valley Switching

14.12 ePWM Crossbar (X-BAR)

Figure 14-57 shows the architecture of the ePWM Crossbar (X-BAR). This module enables selection of various trigger sources into any of the eight dedicated EPWM trips inputs, namely the TRIP4, TRIP5, TRIP7, TRIP8, TRIP9, TRIP10, TRIP11, and TRIP12.

Note

Refer to the *Crossbar (X-BAR)* chapter for more information on the X-BAR modules, including X-BAR flags.




Figure 14-57. ePWM X-BAR

14.13 Applications to Power Topologies

An ePWM module has all the local resources necessary to operate completely as a standalone module or to operate in synchronization with other identical ePWM modules.

14.13.1 Overview of Multiple Modules

Previously in this chapter, all discussions have described the operation of a single module. To facilitate the understanding of multiple modules working together in a system, the ePWM module described in reference is represented by the more simplified block diagram shown in [Figure 14-58](#). This simplified ePWM block shows only the key resources needed to explain how a multiswitch power topology is controlled with multiple ePWM modules working together.




Figure 14-58. Simplified ePWM Module

14.13.2 Key Configuration Capabilities

The key configuration choices available to each module are as follows:

- Options for SyncIn
 - Load own counter with phase register on an incoming sync strobe—enable (EN) switch closed
 - Do nothing or ignore incoming sync strobe—enable switch open
 - Sync flow-through - SyncOut connected to SyncIn
 - Master mode, provides a sync at PWM boundaries—SyncOut connected to CTR = PRD
 - Master mode, provides a sync at any programmable point in time—SyncOut connected to CTR = CMPB
 - Module is in standalone mode and provides no sync to other modules—SyncOut connected to X (disabled)
- Options for SyncOut
 - Sync flow-through - SyncOut connected to SyncIn
 - Master mode, provides a sync at PWM boundaries—SyncOut connected to CTR = PRD
 - Master mode, provides a sync at any programmable point in time—SyncOut connected to CTR = CMPB
 - Module is in standalone mode and provides no sync to other modules—SyncOut connected to X (disabled)

For each choice of SyncOut, a module can also choose to load the counter with a new phase value on a SyncIn strobe input or choose to ignore the value (that is, by the enable switch). Although various combinations are possible, the two most common—Master module and Slave module modes—are shown in [Figure 14-59](#).





Figure 14-59. EPWM1 Configured as a Typical Master, EPWM2 Configured as a Slave

14.13.3 Controlling Multiple Buck Converters With Independent Frequencies

One of the simplest power converter topologies is the buck. A single ePWM module configured as a master can control two buck stages with the same PWM frequency. If independent frequency control is required for each buck converter, then one ePWM module must be allocated for each converter stage. Figure 14-60 shows four buck stages, each running at independent frequencies. In this case, all four ePWM modules are configured as Masters and no synchronization is used. Figure 14-61 shows the waveforms generated by the setup shown in Figure 14-60; note that only three waveforms are shown, although there are four stages.



A. $\varphi = X$ indicates value in phase register is a "don't care"

Figure 14-60. Control of Four Buck Stages. Here $F_{\text{PWM}1} \neq F_{\text{PWM}2} \neq F_{\text{PWM}3} \neq F_{\text{PWM}4}$





Figure 14-61. Buck Waveforms for Control of Four Buck Stages (Note: Only three bucks shown here)


14.13.4 Controlling Multiple Buck Converters With Same Frequencies

If synchronization is a requirement, ePWM module 2 is configured as a slave and operates at integer multiple (N) frequencies of module 1. The sync signal from master to slave makes sure these modules remain locked. [Figure 14-62](#) shows such a configuration; [Figure 14-63](#) shows the waveforms generated by the configuration.



A. $\varphi = X$ indicates value in phase register is a "don't care"

Figure 14-62. Control of Four Buck Stages. (Note: $F_{\text{PWM2}} = N \times F_{\text{PWM1}}$)



A. Starts ADC conversion.

Figure 14-63. Buck Waveforms for Control of Four Buck Stages (Note: $F_{PWM2} = F_{PWM1}$)

14.13.5 Controlling Multiple Half H-Bridge (HHB) Converters

Topologies that require control of multiple switching elements can also be addressed with these same ePWM modules. It is possible to control a Half-H bridge stage with a single ePWM module. This control can be extended to multiple stages. Figure 14-64 shows control of two synchronized Half-H bridge stages where stage 2 can operate at integer multiple (N) frequencies of stage 1. Figure 14-65 shows the waveforms generated by the configuration shown in Figure 14-64.

ePWM module 2 (slave) is configured for Sync flow-through; if required, this configuration allows for a third Half-H bridge to be controlled by ePWM module 3 and also, most importantly, to remain in synchronization with master ePWM module 1.




Figure 14-64. Control of Two Half-H Bridge Stages ($F_{\text{PWM}2} = N \times F_{\text{PWM}1}$)




Figure 14-65. Half-H Bridge Waveforms for Control of Two Half-H Bridge Stages (Note: Here $F_{PWM2} = F_{PWM1}$)

14.13.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM)

The idea of multiple modules controlling a single power stage can be extended to the 3-phase inverter case. In such a case, six switching elements are controlled using three PWM modules, one for each leg of the inverter. Each leg must switch at the same frequency and all legs must be synchronized. A master slaves configuration easily addresses this requirement. Figure 14-66 shows how six PWM modules control two independent 3-phase inverters; each running a motor.

As in the cases shown in the previous sections, we have a choice of running each inverter at a different frequency (module 1 and module 4 are masters as in Figure 14-66), or both inverters can be synchronized by using one master (module 1) and five slaves. In this case, the frequency of modules 4, 5, and 6 (all equal) can be integer multiples of the frequency for modules 1, 2, and 3 (also all equal).




Figure 14-66. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control




Figure 14-67. 3-Phase Inverter Waveforms for Control of Dual 3-Phase Inverter Stages (Only One Inverter Shown)

14.13.7 Practical Applications Using Phase Control Between PWM Modules

So far, none of the examples have made use of the phase register (TBPHS). It has either been set to zero or a don't care. However, by programming appropriate values into TBPHS, multiple PWM modules can address another class of power topologies that rely on phase relationship between legs (or stages) for correct operation. As described in the time-base submodule section, a PWM module can be configured to allow a SyncIn pulse to cause the TBPHS register to be loaded into the TBCTR register. To illustrate this concept, Figure 14-68 shows a master and slave module with a phase relationship of 120° (that is, the slave leads the master).




Figure 14-68. Configuring Two PWM Modules for Phase Control

Figure 14-69 shows the associated timing waveforms for this configuration. Here, TBPRD = 600 for both master and slave. For the slave, TBPHS = 200 (that is, $200/600 \times 360^\circ = 120^\circ$). Whenever the master generates a SyncIn pulse (CTR = PRD), the value of TBPHS = 200 is loaded into the slave TBCTR register so the slave time-base is always leading the master time-base by 120°.




Figure 14-69. Timing Waveforms Associated with Phase Control Between Two Modules

14.13.8 Controlling a 3-Phase Interleaved DC/DC Converter

A popular power topology that makes use of phase-offset between modules is shown in [Figure 14-70](#). This system uses three PWM modules, with module 1 configured as the master. To work, the phase relationship between adjacent modules must be $F = 120^\circ$. This is achieved by setting the slave TBPHS registers 2 and 3 with values of $1/3$ and $2/3$ of the period value, respectively. For example, if the period register is loaded with a value of 600 counts, then TBPHS (slave 2) = 200 and TBPHS (slave 3) = 400. Both slave modules are synchronized to the master module 1.

This concept can be extended to four or more phases, by setting the TBPHS values appropriately. The following formula gives the TBPHS values for N phases:

$$\text{TBPHS}(N,M) = (\text{TBPRD}/N) \times (M-1)$$

Where:

N = number of phases

M = PWM module number

For example, for the 3-phase case (N=3), TBPRD = 600,

$$\text{TBPHS}(3,2) = (600/3) \times (2-1) = 200 \text{ (that is, Phase value for Slave module 2)}$$

$$\text{TBPHS}(3,3) = 400 \text{ (that is, Phase value for Slave module 3)}$$

[Figure 14-71](#) shows the waveforms for the configuration in [Figure 14-70](#).




Figure 14-70. Control of 3-Phase Interleaved DC/DC Converter




Figure 14-71. 3-Phase Interleaved DC/DC Converter Waveforms for Control of 3-Phase Interleaved DC/DC Converter

14.13.9 Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter

The example given in Figure 14-72 assumes a static or constant phase relationship between legs (modules). In such a case, control is achieved by modulating the duty cycle. It is also possible to dynamically change the phase value on a cycle-by-cycle basis. This feature lends to controlling a class of power topologies known as *phase-shifted full bridge*, or *zero voltage switched full bridge*. Here the controlled parameter is not duty cycle (this is kept constant at approximately 50 percent); instead it is the phase relationship between legs. Such a system can be implemented by allocating the resources of two PWM modules to control a single power stage, which in turn requires control of four switching elements. Figure 14-73 shows a master and slave module combination synchronized together to control a full H-bridge. In this case, both master and slave modules are required to switch at the same PWM frequency. The phase is controlled by using the slave phase register (TBPHS). The master phase register is not used and therefore can be initialized to zero.




Figure 14-72. Control of Full-H Bridge Stage ($F_{\text{PWM}2} = F_{\text{PWM}1}$)




Figure 14-73. ZVS Full-H Bridge Waveforms

14.13.10 Controlling a Peak Current Mode Controlled Buck Module

Peak current control techniques offer a number of benefits like automatic over current limiting, fast correction for input voltage variations and reducing magnetic saturation. Figure 14-74 shows the use of ePWM1A along with the on-chip analog comparator for buck converter topology. The output current is sensed through a current sense resistor and fed to the positive terminal of the on-chip comparator. The internal programmable 12-bit DAC can be used to provide a reference peak current at the negative terminal of the comparator. Alternatively, an external reference can be connected at this input. The comparator output is an input to the Digital compare sub-module. The ePWM module is configured in such a way so as to trip the ePWM1A output as soon as the sensed current reaches the peak reference value. A cycle-by-cycle trip mechanism is used. Figure 14-75 shows the waveforms generated by the configuration.




Figure 14-74. Peak Current Mode Control of Buck Converter





Figure 14-75. Peak Current Mode Control Waveforms for Control of Buck Converter

14.13.11 Controlling H-Bridge LLC Resonant Converter

Various topologies of resonant converters are well-known in the field of power electronics for many years. In addition to these, H-bridge LLC resonant converter topology has recently gained popularity in many consumer electronics applications where high efficiency and power density are required. In this example, single channel configuration of ePWM1 is detailed, yet the configuration can easily be extended to multichannel. Here the controlled parameter is not duty cycle (this is kept constant at approximately 50 percent); instead the parameter is frequency. Although the deadband is not controlled and kept constant as 300ns (that is, 30 at 100MHz TBCLK), the user can update the deadband in real time to enhance the efficiency by adjusting enough time delay for soft switching.



NOTE: $\Theta = X$ indicates value in phase register is "don't care"

Figure 14-76. Control of Two Resonant Converter Stages




Figure 14-77. H-Bridge LLC Resonant Converter PWM Waveforms

14.14 Register Lock Protection

The register lock protection mechanism is added to protect the critical ePWM registers from being corrupted by accidental writes in case of runaway code. The register EPWMLOCK contains the definition of Lock bits ([Table 14-14](#) shows the lock bits and the corresponding registers). This register also has a KEY field; writes to this register succeed only if the KEY field is written with a value of 0xa5a5. Refer to the register descriptions for more details.

Table 14-14. Lock Bits and Corresponding Registers

| Bit Field | Definition | Registers Locked |
|-----------|-----------------------------------|---|
| HRLOCK | HRPWM Register Set Lock | HRCNFG, HRPWR, HRMSTEP, HRPCTL |
| GLLOCK | Global Load Register Set Lock | GLDCTL, GLDCFG |
| TZCFGLOCK | TripZone Register Set Lock | TZSEL, TZDCSEL, TZCTL, TZCTL2, TZCTLDA, TZCTLDCA, TZCTLDCA, TZEINT |
| TZCLRLOCK | TripZone Clear Register Set Lock | TZCLR, TZCBCLLR, TZOSTCLR, TZFRC |
| DCLOCK | Digital Compare Register Set Lock | DCTRIPSEL, DCACTL, DCBCTL, DCFCTL, DCCAPCTL, DCAHTRIPSEL, DCALTRIPSEL, DCBHTRIPSEL, DCBLTRIPSEL |

Note

Due to the presence of the KEY field in the same register, only 32-bit writes succeed if the KEY matches. The 16-bit writes to the upper or lower half of this register are ignored.


14.15 High-Resolution Pulse Width Modulator (HRPWM)

Figure 14-78 shows a block diagram of the HRPWM. This module extends the time resolution capabilities of the conventionally derived digital pulse width modulator (PWM). HRPWM is typically used when PWM resolution falls below approximately 9-10 bits. The key features of HRPWM are:

- Extended time resolution capability
- Used in both duty cycle and phase-shift control methods
- Finer time granularity control or edge positioning using extensions to the Compare A, Compare B and Phase registers
- Implemented using the A and B signal path of PWM, that is, on the EPWMxA and EPWMxB output
- Dead band high-resolution control for falling and rising edge delay in half cycle clocking operation
- Self-check diagnostics software mode to check if the micro edge positioner (MEP) logic is running how designed
- Enables high-resolution output swapping on the EPWMxA and EPWMxB output
- Enables high-resolution output on EPWMxB signal output using inversion of EPWMxA signal output
- Enables high-resolution period, duty and phase control on the EPWMxA and EPWMxB output on devices with an ePWM module

Note

See the device data sheet to determine if your device has an ePWM module with high-resolution period support.



- A. From ePWM Time-base (TB) submodule
- B. From ePWM counter-compare (CC) submodule
- C. From ePWM Deadband (DB) submodule

Figure 14-78. HRPWM Block Diagram

The ePWM peripheral is used to perform a function mathematically equivalent to a digital-to-analog converter (DAC). As shown in [Figure 14-79](#), the effective resolution for conventionally generated PWM is a function of PWM frequency (or period) and system clock frequency.




Figure 14-79. Resolution Calculations for Conventionally Generated PWM

If the required PWM operating frequency does not offer sufficient resolution in PWM mode, consider using HRPWM. As an example of improved performance offered by HRPWM, [Table 14-15](#) shows resolution in bits for various PWM frequencies. These values assume a MEP step size of 180ps. See the device data sheet for typical and maximum performance specifications for the MEP.

Table 14-15. Resolution for PWM and HRPWM

| PWM Frequency (kHz) | Regular Resolution (PWM) 100MHz EPWMCLK | | High Resolution (HRPWM) | |
|------------------------|--|------|-------------------------|-------|
| | Bits | % | Bits | % |
| 20 | 12.3 | 0.02 | 18.1 | 0.000 |
| 50 | 11 | 0.05 | 16.8 | 0.001 |
| 100 | 10 | 0.1 | 15.8 | 0.002 |
| 150 | 9.4 | 0.15 | 15.2 | 0.003 |
| 200 | 9 | 0.2 | 14.8 | 0.004 |
| 250 | 8.6 | 0.25 | 14.4 | 0.005 |
| 500 | 7.6 | 0.5 | 13.4 | 0.009 |
| 1000 | 6.6 | 1 | 12.4 | 0.018 |
| 1500 | 6.1 | 1.5 | 11.9 | 0.027 |
| 2000 | 5.6 | 2 | 11.4 | 0.036 |

Although each application can differ, typical low-frequency PWM operation (below 250kHz) does not require HRPWM. HRPWM capability is most useful for high-frequency PWM requirements of power conversion topologies such as:


- Single-phase buck, boost, and flyback
- Multiphase buck, boost, and flyback
- Phase-shifted full bridge
- Direct modulation of D-Class power amplifiers

14.15.1 Operational Description of HRPWM

The HRPWM is based on micro-edge positioner (MEP) technology. MEP logic is capable of positioning an edge very finely by sub-dividing one coarse system clock of a conventional PWM generator. The time step accuracy is on the order of 150ps. See the device data sheet for the typical MEP step size on a particular device. The HRPWM also has a self-check software diagnostics mode to check if the MEP logic is running as designed under all operating conditions. Details on software diagnostics and functions are in [Section 14.15.1.7](#).

[Figure 14-80](#) shows the relationship between one coarse system clock and edge position in terms of MEP steps, which are controlled using an 8-bit field in the Compare A extension register (CMPAHR). The same operating logic applies to CMPBHR as well.

To generate an HRPWM waveform, configure the ePWM registers to generate a conventional PWM of a given frequency and polarity. The HRPWM works together with the ePWM registers to extend edge resolution. Although many programming combinations are possible, only a few are needed and practical. These methods are described in [Section 14.15.1.8](#).




[†] For MEP range and rounding adjustment. (0x0080 in Q8 format)

Figure 14-80. Operating Logic Using MEP

14.15.1.1 Controlling the HRPWM Capabilities

The MEP of the HRPWM is controlled by six extension registers. These HRPWM registers are concatenated with the 16-bit TBPHS, TBPRD, CMPA, CMPBM, DBREDM, and DBFEDM registers used to control PWM operation.

- TBPHSHR - Time Base Phase High Resolution Register
- CMPAHHR - Counter Compare A High Resolution Register; CMPAHHR is for use with the AQ output of Channel A, and is not related to CMPA
- TBPRDHHR - Time Base Period High Resolution Register. (available on some devices)
- CMPBHR - Counter Compare B High Resolution Register; CMPBHR is for use with the AQ output of Channel B, and is not related to CMPB
- DBREDHHR - Dead-band Generator Rising Edge Delay High Resolution Register
- DBFEDHHR - Dead-band Generator Falling Edge Delay High Resolution Register




- A. Dependent upon your device, these registers can be mirrored and can be written to at two different memory locations.

Figure 14-81. HRPWM Extension Registers and Memory Configuration

Note

HRPWM capabilities on Deadband Rising Edge Delay and Falling Edge Delay is applicable only during dead band half cycle clocking Operation. The number of MEP steps is half in size [bits 15:9] than duty and phase high-resolution registers for the same reason.

HRPWM capabilities are controlled using the Channel A and B PWM signal path. HRPWM support on the Dead band signal path is available by properly configuring the HRCNFG2 register. shows how the HRPWM interfaces with the 8-bit extension registers.



A. These events are generated by the ePWM Digital Compare (DC) submodule based on the levels of the TRIPIN inputs.

Figure 14-82. HRPWM System Interface

14.15.1.2 HRPWM Source Clock

Each HRPWM module is clocked from the respective EPWMxCLK. HRCAL has a separate clock. For example, HRPWM1 is sourced from EPWM1CLK while HRPWM2 is clocked from the EPWM2CLK. [Figure 14-83](#) shows the HRCAL and HRPWM modules are sourced from their respective ePWM clock source.




Figure 14-83. HRPWM and HRCAL Source Clock

14.15.1.3 Configuring the HRPWM

Once the ePWM has been configured to provide conventional PWM of a given frequency and polarity, the HRPWM is configured by programming the HRCNFG register in that particular ePWM module's register space. This register provides the following configuration options:

- | | |
|---|---|
| Edge Mode | The MEP can be programmed to provide precise position control on the rising edge (RE), falling edge (FE) or both edges (BE) at the same time. FE and RE are used for power topologies requiring duty cycle control (CMPA or CMPB high-resolution control), while BE is used for topologies requiring phase shifting, for example, phase shifted full bridge (TBPHS or TBPRD high-resolution control). |
| Control Mode | The MEP is programmed to be controlled either from the CMPAHR/CMPBHR register in case of duty cycle control or the TBPHSHR register (phase control). RE or FE control mode can be used with the CMPAHR or CMPBHR register. BE control mode can be used with the TBPHSHR register. When the MEP is controlled from the TBPRDH register (period control), the duty cycle and phase can also be controlled using their respective high-resolution registers. |
| Shadow Mode | This mode provides the same shadowing (double buffering) option as in regular PWM mode. This option is valid only when operating from the CMPAHR, CMPBHR, and TBPRDH registers and can be chosen to be the same as the regular load option for the CMPA/CMPB register. If TBPHSHR is used, then this option has no effect. |
| High-Resolution B Signal Control | The B signal path of an ePWM channel can generate a high-resolution output by outputting an inverted version of the high-resolution ePWMxA signal on the ePWMxB pin. A Type 2 or Type 4 HRPWM module can also enable high-resolution features on the B signal path independently of the A signal path as well. |
| Swap ePWMxA and ePWMxB Outputs | This mode enables the swapping of the high-resolution A and B outputs. The mode selection allows either A and B Outputs Unchanged or A Output Comes Out On B and B Output Comes Out On A. |

Auto-conversion Mode This mode is used in conjunction with the scale factor optimization (SFO) software only. For a type 4 HRPWM module, below is a description of the Auto-conversion Mode taking CMPAHR as an example. If auto-conversion is enabled, $\text{CMPAHR} = \text{fraction}(\text{PWMduty} * \text{PWMperiod}) << 8$. The scale factor optimization software calculates the MEP scale factor in the background code and automatically updates the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module then uses the values in the HRMSTEP and CMPAHR registers to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle and moves the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, the CMPAHR register behaves like a type 0 HRPWM module and $\text{CMPAHR} = (\text{fraction}(\text{PWMduty} * \text{PWMperiod}) * \text{MEP Scale Factor} + 0.5) << 8$. All calculations need to be performed by your code in this mode, and the HRMSTEP register is ignored. Auto-conversion for high-resolution period has the same behavior as auto-conversion for high-resolution duty cycle. Auto-conversion must always be enabled for high-resolution period mode.

Note

If the HRPWM module is configured in UP-DOWN counter mode, the shadow mode for the HRPWM registers must be set to load on both ZERO AND PERIOD. New values from the user are loaded to the shadow registers only at CTR=ZERO, but the shadow mode of for the registers must be set to both ZERO AND PERIOD. The CTR=PRD event is used for specific internal logic inside the HRPWM module.

Auto-conversion Mode performs the calculation for CMPBHR , DBREDHR, and DBFEDHR. The scale factor optimization software calculates the MEP scale factor in the background code and automatically updates the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module then uses the values in the HRMSTEP and CMPBHR or DBREDHR/DBFEDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional components and moves the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, CMPBHR behaves the same as CMPAHR. $\text{CMPBHR} = (\text{fraction}(\text{PWMduty} * \text{PWMperiod}) * \text{MEP Scale Factor} + 0.5) << 8$.

You are expected to disable protection for both ePWM1 and HRPWM when the application requires access to either of these modules.

14.15.1.4 Configuring High-Resolution in Deadband Rising-Edge and Falling-Edge Delay

Once the ePWM has been configured to provide conventional PWM of a given frequency, polarity, and dead band enabled in half-cycle clocking mode, the high-resolution operation on dead band RED and FED lines are enabled by programming the HRCNFG2 register in that particular ePWM module register space. This register provides the following configuration options:

- Edge Mode** The MEP can be programmed to provide precise position control on the dead band rising edge (RED), dead band falling edge (FED), or both edges (rising edge of DBRED signal and falling edge of DBFED signal) at the same time.
- Control Mode** Selects the time event that loads the shadow value in the active register for DBRED and DBFED in high-resolution mode. Select the pulse to match the selection in the ePWM DBCTL[LOADREDMODE] and DBCTL[LOADFEDMODE] bits.

14.15.1.5 Principle of Operation

The MEP logic is capable of placing an edge in one of 255 (8 bits) discrete time steps (see the device data sheet for typical MEP step size). The MEP works with the TBM and CCM registers to be certain that time steps are applied and that edge placement accuracy is maintained over a wide range of PWM frequencies, system clock frequencies, and other operating conditions. [Table 14-16](#) shows the typical range of operating frequencies supported by the HRPWM.

Table 14-16. Relationship Between MEP Steps, PWM Frequency, and Resolution

| System (MHz) | MEP Steps Per EPWMCLK ^{(1) (2) (3)} | PWM Minimum (Hz) ⁽⁴⁾ | PWM Maximum (MHz) | Resolution at Maximum (Bits) ⁽⁵⁾ |
|--------------|--|---------------------------------|-------------------|---|
| 60.0 | 93 | 916 | 3.00 | 10.9 |
| 70.0 | 79 | 1068 | 3.50 | 10.6 |
| 80.0 | 69 | 1221 | 4.00 | 10.4 |
| 90.0 | 62 | 1373 | 4.50 | 10.3 |
| 100.0 | 56 | 1526 | 5.00 | 10.1 |

(1) TBCLK = EPWMCLK.

(2) Table data based on a MEP time resolution of 180ps (this is an example value. See the device data sheet for MEP limits)

(3) MEP steps applied = $T_{EPWMCLK}/180\text{ps}$ in this example.

(4) PWM minimum frequency is based on a maximum period value, (TBPRD = 65535). PWM mode is asymmetrical up-count.

(5) Resolution in bits is given for the maximum PWM frequency stated.

14.15.1.5.1 Edge Positioning

Note

The following example is presented using the [CMPA:CMPAHR] register combination. The theory of operation and equations are the same, if intending to use the [CMPBM:CMPBHRM] for duty cycle control.

In a typical power control loop, a digital controller issues a duty command, usually expressed in a per unit or percentage terms. Assume that for a particular operating point, the demanded duty cycle is 0.405 or 40.5% on time and the required converter PWM frequency is 1.25MHz. In conventional PWM generation with a system clock of 100MHz, the duty cycle choices are in the vicinity of 40.5%. As shown in [Figure 14-84](#), a compare value of 32 counts (duty = 40%) is the closest to 40.5% that can be attained. This is equivalent to an edge position of 320ns instead of the desired 324ns. This data is shown in [Table 14-17](#).

By utilizing the MEP, an edge position much closer to the desired point of 324ns can be achieved. [Table 14-17](#) shows that in addition to the CMPA value, 22 steps of the MEP (CMPAHR register) positions the edge at 323.96ns, resulting in almost zero error. In this example, assume that the MEP has a step resolution of 180ps.




Figure 14-84. Required PWM Waveform for a Requested Duty = 40.5%

Table 14-17. CMPA versus Duty (left), and [CMPA:CMPAHR] versus Duty (right)

| CMPA (count) <small>(1) (2) (3)</small> | Duty (%) | High Time (ns) | CMPA (count) | CMPAHR (count) | Duty (%) | High Time (ns) |
|---|-------------|-------------------|-----------------|-------------------|---------------|-------------------|
| 28 | 35.0 | 280 | 32 | 18 | 40.405 | 323.24 |
| 29 | 36.3 | 290 | 32 | 19 | 40.428 | 323.42 |
| 30 | 37.5 | 300 | 32 | 20 | 40.450 | 323.60 |
| 31 | 38.8 | 310 | 32 | 21 | 40.473 | 323.78 |
| 32 | 40.0 | 320 | 32 | 22 | 40.495 | 323.96 |
| 33 | 41.3 | 330 | 32 | 23 | 40.518 | 324.14 |
| 34 | 42.5 | 340 | 32 | 24 | 40.540 | 324.32 |
| | | | 32 | 25 | 40.563 | 324.50 |
| Required | | | 32 | 26 | 40.585 | 324.68 |
| 32.40 | 40.5 | 324 | 32 | 27 | 40.608 | 324.86 |

(1) Assumed MEP step size for the above example = 180ps. See the device-specific data sheet for typical and maximum MEP values.

(2) TBCLK = 100MHz, 10ns

(3) For a PWM Period register value of 80 counts, PWM Period = $80 \times 10\text{ns} = 800\text{ns}$, PWM frequency = $1/800\text{ns} = 1.25\text{MHz}$

14.15.1.5.2 Scaling Considerations

The mechanics of how to position an edge precisely in time has been demonstrated using the resources of the standard CMPA and MEP (CMWAHR) registers. In a practical application, however, it is necessary to seamlessly provide the CPU a mapping function from a per-unit (fractional) duty cycle to a final integer (non-fractional) representation that is written to the [CMWA:CMWAHR] register combination.

To do this, first examine the scaling or mapping steps involved. It is common in control software to express duty cycle in a per-unit or percentage basis. This has the advantage of performing all needed math calculations without concern for the final absolute duty cycle, expressed in clock counts or high time in nanoseconds (ns). Furthermore, it makes the code more transportable across multiple converter types running different PWM frequencies.

To implement the mapping scheme, a two-step scaling procedure is required.

Assumptions for this example:

| | |
|---|----------------------------|
| TBCLK | = 10ns (100MHz) |
| PWM frequency | = 1.25MHz (1/800ns) |
| Required PWM duty cycle, PWMDuty | = 0.405 (40.5%) |
| PWM period in terms of coarse steps, PWMPeriod (800ns/10ns) | = 80 |
| Number of MEP steps per coarse step at 180ps (10ns/180ps), MEP_ScaleFactor | = 55 |
| Value to keep CMWAHR within the range of 1-255 and fractional rounding constant (default value) | = 0.5 (0080h in Q8 format) |

Step 1: Percentage Integer Duty value conversion for CMWA register

| | |
|---------------------|--|
| CMPA register value | = int(PWMDuty * PWMPeriod); int means integer part |
| | = int(0.405 * 80) |
| | = int(32.4) |
| CMPA register value | = 32 (20h) |

Step 2: Fractional value conversion for CMWAHR register

| | |
|--------|--|
| CMPAHR | = ($\text{frac}(\text{PWMDuty} \times \text{PWMPeriod}) \times \text{MEP_ScaleFactor} + 0.5$) <<8; frac means fractional part |
| | = ($\text{frac}(32.4) \times 55 + 0.5$) <<8; Shifting is to move the value to the high byte of CMWAHR. |
| | = ($0.4 \times 55 + 0.5$) <<8 |
| | = (22 + 0.5) <<8 |
| | = 22.5×256 ; Shifting left by 8 is the same as multiplying by 256. |
| | = 5760 (1680h) |
| CMPAHR | = 1680h CMWAHR value = 1600h (lower 8 bits are ignored by hardware). |

Note

If the AUTOCONV bit (HRCNFG.6) is set and the MEP_ScaleFactor is in the HRMSTEP register, then CMPAHR / CMPBHR register value = frac (PWMDuty*PWMperiod<<8). The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.

The MEP scale factor (MEP_ScaleFactor) varies with the system clock and DSP operating conditions. TI provides an MEP scale factor optimizing (SFO) software C function, which uses the built in diagnostics in each HRPWM and returns the best scale factor for a given operating point.

The scale factor varies slowly over a limited range so the optimizing C function can be run very slowly in a background loop.

The CMPA, CMPB, CMPAHR and CMPBHR registers are configured in memory so that the 32-bit data capability of the CPU can write this as a single concatenated value, that is, [CMPA:CMPAHR], [CMPB:CMPBHR], and so on.

The mapping scheme has been implemented in both C and assembly, as shown in [Section 14.15.1.8](#). The actual implementation takes advantage of the 32-bit CPU architecture and is somewhat different from the steps shown in [Section 14.15.1.5.2](#).

For time-critical control loops where every cycle counts, the assembly version is recommended. This is a cycle optimized function (11 EPWMCLK cycles) that takes a Q15 duty value as input and writes a single [CMPA:CMPAHR] value.

14.15.1.5.3 Duty Cycle Range Limitation

In high-resolution mode, the MEP is not active for 100% of the PWM period and becomes operational:

- Three EPWMCLK cycles after the period starts when high-resolution period (TBPRDHR) control is not enabled.
- When high-resolution period (TBPRDHR) control is enabled using the HRPCTL register:
 - In up-count mode: three EPWMCLK cycles after the period starts until three EPWMCLK cycles before the period ends.
 - In up-down count mode: when counting up, three cycles after CTR = 0 until three cycles before CTR = PRD, and when counting down, three cycles after CTR = PRD until three cycles before CTR = 0.
- When using DBREDHR or DBFEDHR, DBRED or DBFED (the register corresponding to the edge with high-resolution displacement) must be greater than or equal to 7.

Duty cycle range limitations are illustrated in [Figure 14-85](#) to [Figure 14-88](#). This limitation imposes a duty cycle limit on the MEP. For example, precision edge control is not available all the way down to 0% duty cycle. When high-resolution period control is disabled, regular PWM duty control is fully operational down to 0% duty cycle despite the unavailability of HRPWM features in the first three cycles. In most applications, this cannot be an issue as the controller regulation point is usually not designed to be close to 0% duty cycle. To better understand the useable duty cycle range, see [Table 14-18](#). When high-resolution period control is enabled (HRPCTL[HRPE] = 1), the duty cycle must not fall within the restricted range; otherwise, there can be undefined behavior on the ePWMxA output.




Figure 14-85. Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)

Table 14-18. Duty Cycle Range Limitation for Three EPWMCLK/TBCLK Cycles

| PWM Frequency ⁽¹⁾ (kHz) | 3 Cycles Minimum Duty | 3 Cycles Maximum Duty ⁽²⁾ |
|---------------------------------------|--------------------------|---|
| 200 | 0.6% | 99.4% |
| 400 | 1.2% | 98.8% |
| 600 | 1.8% | 98.2% |
| 800 | 2.4% | 97.6% |
| 1000 | 3% | 97% |
| 1200 | 3.6% | 96.4% |
| 1400 | 4.2% | 95.8% |
| 1600 | 4.8% | 95.2% |
| 1800 | 5.4% | 94.6% |
| 2000 | 6% | 94% |

(1) EPWMCLK = TBCLK = 100MHz

(2) This limitation applies only if high-resolution period (TBPRDHR) control is enabled.

If the application demands HRPWM operation below the minimum duty cycle limitation, then the HRPWM can be configured to operate in count-down mode with the rising edge position (REP) controlled by the MEP when high-resolution period is disabled (HRPCTL[HRPE] = 0). This is illustrated in [Figure 14-86](#). In this configuration, the minimum duty cycle limitation is no longer an issue. However, there is a maximum duty limitation with same percent numbers as given in [Table 14-18](#).

CAUTION

If the application has enabled high-resolution period control (HRPCTL[HRPE] = 1), the duty cycle must not fall within the restricted range; otherwise, there can be undefined behavior on the ePWM output.




Figure 14-86. High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)




Figure 14-87. Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)




Figure 14-88. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)

14.15.1.5.4 High-Resolution Period

High-resolution period control using the MEP logic is supported on devices with a Type 1 ePWM module or greater.

Note

When high-resolution period control is enabled, on ePWMxA only, and not ePWMxB output and conversely, the non high-resolution output has ± 1 TBCLK cycle jitter in up-count mode and ± 2 TBCLK cycle jitter in up-down count mode.

The scaling procedure described for duty cycle in [Section 14.15.1.5.2](#) applies for high-resolution period as well:

Assumptions for this example:

| | |
|---|------------------------------|
| TBCLK | = 10ns (100MHz) |
| Required PWM frequency | = 175kHz (period of 571.428) |
| Number of MEP steps per coarse step at 180ps (10ns/ 180ps), (MEP_ScaleFactor) | = 55 |
| Value to keep TBPRDHR within range of 1-255 and fractional rounding constant (default value) | = 0.5 (0080h in Q8 format) |

Problem:

In up-count mode:

- If TBPRD = 571, then PWM frequency = 174.82kHz (period = $(571+1) * T_{TBCLK}$).
- If TBPRD = 570, then PWM frequency = 175.13kHz (period = $(570+1) * T_{TBCLK}$).

In up-down count mode:

- If TBPRD = 286, then PWM frequency = 174.82kHz (period = $(286*2) * T_{TBCLK}$).
- If TBPRD = 285, then PWM frequency = 175.44kHz (period = $(285*2) * T_{TBCLK}$).

Solution:

With 55 MEP steps per coarse step at 180ps each:

Step 1: Percentage Integer Period value conversion for TBPRD register

$$\begin{aligned} \text{Integer period value} &= 571 * T_{TBCLK} \\ &= \text{int}(571.428) * T_{TBCLK} \\ &= \text{int}(\text{PWMperiod}) * T_{TBCLK} \end{aligned}$$

In up-count mode:

$$\begin{aligned} \text{TBPRD} &= 570 \quad (\text{TBPRD} = \text{period value} - 1) \\ &= 023Ah \end{aligned}$$

In up-down count mode:

$$\begin{aligned} \text{TBPRD} &= 285 \quad (\text{TBPRD} = \text{period value}/2) \\ &= 011Dh \end{aligned}$$

Step 2: Fractional value conversion for TBPRDHR register

In up-count mode:

$$\text{TBPRDHR register value} = (\text{frac(PWMperiod)} * \text{MEP_ScaleFactor} + 0.5)$$

If auto-conversion enabled and HRMSTEP =

MEP_ScaleFactor value (55):

TBPRDHR register value

$$= \text{frac (PWMperiod) } << 8 \text{ (Shifting is to move the value to the high byte of TBPRDHR)}$$

$$= \text{frac (571.428) } << 8$$

$$= 0.428 \times 256$$

$$= 6D00h$$

$$= ((\text{TBPRDHR}(15:0) >> 8) \times \text{HRMSTEP} + 80h) << 8$$

The auto-conversion then automatically performs the calculation, such that TBPRDHR MEP delay is scaled by hardware to:

$$= (006Dh \times 55 + 80h) >> 8$$

$$= (17EBh) >> 8$$

$$= 0017h \text{ MEP Steps}$$

Period MEP delay

In up-down count mode:

$$\text{TBPRDHR register value} = (\text{frac(PWMperiod)} * \text{MEP_ScaleFactor} + 0.5)$$

If auto-conversion enabled and HRMSTEP =

MEP_ScaleFactor value (55):

TBPRDHR register value

$$= \text{frac (PWMperiod / 2) } << 8 \text{ (Shifting is to move the value to the high byte of TBPRDHR)}$$

$$= \text{frac (285.714) } << 8$$

$$= 0.714 \times 256$$

$$= B600h$$

$$= ((\text{TBPRDHR}(15:0) >> 8) \times \text{HRMSTEP} + 80h) << 8$$

The auto-conversion then automatically performs the calculation, such that TBPRDHR MEP delay is scaled by hardware to:

$$= (00B6h \times 55 + 80h) >> 8$$

$$= (279Ah) >> 8$$

$$= 0027h \text{ MEP Steps}$$

Period MEP delay

14.15.1.5.4.1 High-Resolution Period Configuration

To use high-resolution period, the ePWMx module must be initialized in the exact order presented.

The following steps use CMPA with shadow registers and the corresponding HRCNFG bits for high-resolution operation on EPWMxA. For high-resolution operation on EPWMxB, make the appropriate substitutions with the B channel fields.

1. Enable ePWMx clock
2. Enable HRPWM clock
3. Disable TBCLKSYNC
4. Configure ePWMx registers - AQ, TBPRD, CC, and so on.
 - ePWMx can only be configured for up-count or up-down count modes. High-resolution period is not compatible with down-count mode.
 - TBPRD and CC registers must be configured for shadow loads.
 - CMPCTL[LOADAMODE]
 - In up-count mode: CMPCTL[LOADAMODE] = 1 (load on CTR = PRD)
 - In up-down count mode: CMPCTL[LOADAMODE] = 2 (load on CTR=0 or CTR=PRD)
5. Configure the HRCNFG register such that:
 - HRCNFG[HRLOAD] = 2 (load on either CTR = 0 or CTR = PRD)
 - HRCNFG[AUTOCONV] = 1 (Enable auto-conversion)
 - HRCNFG[EDGMODE] = 3 (MEP control on both edges)
6. For TBPHS:TBPHSHR synchronization with high-resolution period, set both HRPCTL[TBPSHRLOADE] = 1 and TBCTL[PHSEN] = 1. In up-down count mode these bits must be set to 1 regardless of the contents of TBPHSHR.
7. Enable high-resolution period control (HRPCTL[HRPE] = 1)
8. Enable TBCLKSYNC
9. TBCTL[SWFSYNC] = 1
10. HRMSTEP must contain an accurate MEP scale factor (# of MEP steps per EPWMCLK coarse step) because auto-conversion is enabled. The MEP scale factor can be acquired using the SFO() function described in [Section 14.15.2](#).
11. To control high-resolution period, write to the TBPRDHR(M) registers.

Note

When high-resolution period mode is enabled, an EPWMxSYNC pulse introduces $\pm 1\text{-}2$ cycle jitter to the PWM (± 1 cycle in up-count mode and ± 2 cycle in up-down count mode). Otherwise, the jitter occurs on every PWM cycle with the synchronization pulse.

When a software synchronization pulse can be issued only once during high-resolution period initialization. If a software sync pulse is applied while the PWM is running, the jitter appears on the PWM output at the time of the sync pulse.

14.15.1.6 Deadband High-Resolution Operation

Note

In up-count mode, the dead-band module is not available when any high-resolution mode is enabled.

Assumptions for this example:

| | |
|--|--------------------------|
| System clock | = 10ns (100MHz) |
| Deadband enabled in half-cycle mode, TBCLK = EPWMCLK | |
| Required PWM frequency | 1.33MHz (1/750ns) |
| Required PWM duty cycle | 0.5 (50%) |
| Required Deadband Rising-Edge Delay | 5% over duty |
| Required Deadband Rising-Edge Delay in ns | (0.05 * 375ns) = 18.75ns |

Note

Similar to the duty cycle restrictions when using HRPWM, the DBRED and DBFED values must be greater than 3 to use high-resolution deadband.

Deadband delay values as a function of DBFED and DBRED:

When half-cycle clocking is enabled, the formula to calculate the falling-edge delay (FED) and rising-edge delay (RED) becomes:

$$FED = DBFED * TBCLK / 2$$

$$RED = DBRED * TBCLK / 2$$

DBRED and DBFED calculated values:

Required Deadband Rising-Edge Delay in ns = 18.75ns

$$DBRED = RED / (TBCLK / 2)$$

$$DBRED = 18.75ns/5ns$$

$$DBRED Required = 3.75ns$$

With 55 MEP steps per coarse step at 180ps each:

Step 1: Integer Deadband value conversion for DBREDM register

| | |
|---------------------|---------------------------|
| Integer DBRED value | = int (RED / (TBCLK / 2)) |
| | = int (3.75) |
| DBRED | = 3 |

Step 2: Fractional value conversion for Deadband high-resolution register DBREDHR

| | |
|------------------------|--|
| DBREDHR register value | = (frac(DBRED Required) * MEP_ScaleFactor + 0.5) << 8 (Shifting is to move the value to the high byte of DBREDHR) |
| | = (frac (3.75) * 55 + 0.5) << 8 |
| | = (0.75 * 55 + 0.5) << 8 |
| | = (41.75) * 256 Shifting left by 8 is the same as multiplying by 256. |
| DBREDHR value | = 29C0h MEP Steps |
| | Hardware ignores lower 9 bits in the above calculated DBREDHR value |

Note

If the AUTOCONV bit (HRCNFG.6) is set and the MEP_ScaleFactor is in the HRMSTEP register, then DBREDHR:DBRED = frac(required DB value) <<8). The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.

14.15.1.7 Scale Factor Optimizing Software (SFO)

The micro edge positioner (MEP) logic is capable of placing an edge in one of 255 discrete time steps. As previously mentioned, the size of these steps is on the order of 150ps (see the device data sheet for typical MEP step size on your device). The MEP step size varies based on worst-case process parameters, operating temperature, and voltage. MEP step size increases with decreasing voltage and increasing temperature and decreases with increasing voltage and decreasing temperature. Applications that use the HRPWM feature can use the TI-supplied MEP scale factor optimization (SFO) software function. The SFO function helps to dynamically determine the number of MEP steps per EPWMCLK period while the HRPWM is in operation.

To utilize the MEP capabilities effectively, the correct value for the MEP scaling factor needs to be known by the software. To accomplish this, the HRPWM module has built in self-check and diagnostic capabilities that can be used to determine the optimum MEP scale factor value for any operating condition. TI provides a C-callable library containing one SFO function that utilizes this hardware and determines the optimum MEP scale factor. As such, MEP control and diagnostics registers are reserved for TI use.

A detailed description of the SFO library - SFO_TI_Build_V8.lib software can be found in [SFO Library Software - SFO TI_Build_V8.lib](#).

14.15.1.8 HRPWM Examples Using Optimized Assembly Code

The best way to understand how to use the HRPWM capabilities is through two real examples:

1. Simple buck converter using asymmetrical PWM (count-up) with active high polarity.
2. DAC function using simple R+C reconstruction filter.

The following examples all have initialization and configuration code written in C. To make these easier to understand, the #defines shown below are used.

[Example 14-2](#) assumes MEP step size of 150ps and does not use the SFO library.

Example 14-2. #Defines for HRPWM Header Files

```
// HRPWM (High Resolution PWM) //
=====
// HRCNFG
#define HR_Disable 0x0
#define HR REP 0x1      // Rising Edge position
#define HR FEP 0x2      // Falling Edge position
#define HR BEP 0x3      // Both Edge position #define HR CMP 0x0 // CMPAHR controlled
#define HR PHS 0x1      // TBPHSHR controlled #define HR CTR_ZERO 0x0 // CTR = Zero event
#define HR CTR_PRD 0x1  // CTR = Period event
#define HR CTR_ZERO_PRD 0x2 // CTR = ZERO or Period event
#define HR_NORM_B 0x0    // Normal ePWMxB output
#define HR_INVERT_B 0x1  // ePWMxB is inverted ePWMxA output
```

14.15.1.8.1 Implementing a Simple Buck Converter

In this example, the PWM requirements are:

- PWM frequency = 1MHz (that is, TBPRD = 100)
- PWM mode = asymmetrical, up-count
- Resolution = 12.7 bits (with a MEP step size of 150ps)

[Figure 14-89](#) and [Figure 14-90](#) show the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.




Figure 14-89. Simple Buck Controlled Converter Using a Single PWM




Figure 14-90. PWM Waveform Generated for Simple Buck Controlled Converter

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

[Example 14-3](#) shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

This example assumes MEP step size of 150ps and does not use the SFO library.

[Example 14-4](#) shows an assembly example of run-time code for the HRPWM buck converter.

Example 14-3. HRPWM Buck Converter Initialization Code

```

void HrBuckDrvCnf(void)
{
// Config for conventional PWM first
EPwm1Regs.TBCTL.bit.PRDLD = TB_IMMEDIATE;           // set Immediate load
EPwm1Regs.TBPRD = 100;                                // Period set for 1000kHz PWM
hrbuck_period = 200;                                  // Used for Q15 to Q0 scaling
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;                // EPWM1 is the Master

EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Note: ChB is initialized here only for comparison purposes, it is not required

EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;          // optional
EPwm1Regs.CMPCTL.bit.SHDBMODE = CC_SHADOW;             // optional
EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_SET;                     // optional
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;                   // optional
// Now configure the HRPWM resources
EALLOW;                                                 // Note these registers are protected
// and act only on ChA
// clear all bits first
EPwm1Regs.HRCNFG.all = 0x0;                           // clear all bits first
EPwm1Regs.HRCNFG.bit.EDGMODE = HR_FEP;                // Control Falling Edge Position
EPwm1Regs.HRCNFG.bit.CTLMODE = HR_CMP;                 // CMPAHR controls the MEP
EPwm1Regs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;            // Shadow load on CTR=Zero
EDIS;
MEP_ScaleFactor = 66*256;                            // Start with typical Scale Factor
// value for 100MHz
// Note: Use SFO functions to update
// MEP_ScaleFactor dynamically
}

```

Example 14-4. HRPWM Buck Converter Run-Time Code

```

EPWM1_BASE .set 0x6800
CMPAHR1 .set EPWM1_BASE+0x8
;=====
;===== HREUCK_DRV; (can execute within an ISR or loop)
;=====

    MOVW DP, #_HRBUCK_In
    MOVL XAR2,@_HRBUCK_In      ; Pointer to Input Q15 Duty (XAR2)
    MOVL XAR3,#CMPAHR1         ; Pointer to HRPWM CMPA reg (XAR3)

; Output for EPWM1A (HRPWM)
    MOV T,*XAR2 ; T <= Duty
    MPYU ACC,T,@_hrbuck_period ; Q15 to Q0 scaling based on Period
    MOV T,@_MEP_ScaleFactor    ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL               ; P <= T * AL, Optimizer scaling
    MOVH @AL,P                 ; AL <= P, move result back to ACC
    ADD ACC, #0x080             ; MEP range and rounding adjustment
    MOVL *XAR3,ACC              ; CMPA:CMPAHR(31:8) <= ACC

; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV *+XAR3[2],AH            ; Store ACCH to regular CMPB

```

14.15.1.8.2 Implementing a DAC Function Using an R+C Reconstruction Filter

In this example, the PWM requirements are:

- PWM frequency = 400kHz (that is, TBPRD = 250)
- PWM mode = Asymmetrical, Up-count
- Resolution = 14 bits (MEP step size = 150ps)

[Figure 14-91](#) and [Figure 14-92](#) show the DAC function and the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.



Figure 14-91. Simple Reconstruction Filter for a PWM-based DAC




Figure 14-92. PWM Waveform Generated for the PWM DAC Function

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

This example assumes a typical MEP_SP and does not use the SFO library.

[Example 14-5](#) shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

[Example 14-6](#) shows an assembly example of run-time code that can execute in a high-speed ISR loop.

Example 14-5. PWM DAC Function Initialization Code

```

void HrPwmDacDrvCnf(void)
{
// Config for conventional PWM first
EPwm1Regs.TBCTL.bit.PRDLD = TB_IMMEDIATE;           // Set Immediate load
EPwm1Regs.TBPRD = 250;                                // Period set for 400kHz PWM
hrDAC_period = 250;                                    // Used for Q15 to Q0 scaling
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;           // EPWM1 is the Master
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;

EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Note: ChB is initialized here only for comparison purposes, it is not required

EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO; // optional
EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; // optional

EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_SET;                   // optional
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;                 // optional
// Now configure the HRPWM resources
EALLOW;                                              // Note these registers are protected
// and act only on ChA.
EPwm1Regs.HRCNFG.all = 0x0;                          // Clear all bits first
EPwm1Regs.HRCNFG.bit.EDGMODE = HR_FEP;               // Control falling edge position
EPwm1Regs.HRCNFG.bit.CTLMODE = HR_CMP;                // CMPAHR controls the MEP.
EPwm1Regs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;           // Shadow load on CTR=Zero.
EDIS;
MEP_ScaleFactor = 66*256;                            // Start with typical Scale Factor
// value for 100MHz.
// Use SFO functions to update MEP_ScaleFactor
// dynamically.
}

```

Example 14-6. PWM DAC Function Run-Time Code

```

EPWM1_BASE .set 0x6800
CMPAHR1 .set EPWM1_BASE+0x8
=====
;=====
HRPWM_DAC_DRV; (can execute within an ISR or loop)
;=====

    MOVW DP, #_HRDAC_In
    MOVL XAR2,@_HRDAC_In          ; Pointer to input Q15 duty (XAR2)
    MOVL XAR3,#CMPAHR1            ; Pointer to HRPWM CMPA reg (XAR3)

; Output for EPWM1A (HRPWM
    MOV T,*XAR2                  ; T <= duty
    MPY ACC,T,@_hrDAC_period     ; Q15 to Q0 scaling based on period
    ADD ACC,@_HrDAC_period<<15   ; Offset for bipolar operation
    MOV T,@_MEP_ScaleFactor       ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL                  ; P <= T * AL, optimizer scaling
    MOVH @AL,P                    ; AL <= P, move result back to ACC
    ADD ACC, #0x080                ; MEP range and rounding adjustment
    MOVL *XAR3,ACC                ; CMPA:CMPAHR(31:8) <= ACC

; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV *+XAR3[2],AH              ; Store ACCH to regular CMPB

```

14.15.2 SFO Library Software - SFO_TI_Build_V8.lib

Table 14-19 lists several features of the SFO_TI_Build_V8.lib library.

Table 14-19. SFO Library Features

| | SFO_TI_Build_V8.lib | Unit |
|---|---------------------|-----------------------|
| Completion-checking? | Yes | Function return value |
| Typical cycles required for SFO() to update MEP_ScaleFactor if called repetitively without interrupts | 130,000 | EPWMCLK cycles |

14.15.2.1 Scale Factor Optimizer Function - int SFO()

This routine drives the micro-edge positioner (MEP) calibration module to run SFO diagnostics and determine the appropriate MEP scale factor (number of MEP steps per coarse EPWMCLK step) for a device at any given time.

If EPWMCLK = TBCLK = 100MHz and assuming the MEP step size is 150ps, the typical scale factor value at 100MHz = 66 MEP steps per TBCLK unit (10ns)

The function returns a MEP scale factor value:

MEP_ScaleFactor = Number of MEP steps per EPWMCLK

Constraints when using this function:

- SFO() can be used with a minimum EPWMCLK = TBCLK = 50MHz. MEP diagnostics logic uses EPWMCLK and not TBCLK, so the EPWMCLK restriction is an important constraint. Below 50MHz with device process variation, the MEP step size can decrease under cold temperature and high core voltage conditions to such a point that 255 MEP steps do not span an entire EPWMCLK cycle.
- At any time, SFO() can be called to run SFO diagnostics on the MEP calibration module.

Usage:

- SFO() can be called at any time in the background while the ePWM channels are running in HRPWM mode. The scale factor result obtained can be applied to all ePWM channels running in HRPWM mode because the function makes use of the diagnostics logic in the MEP calibration module (which runs independently of ePWM channels).
- This routine returns a 1 when calibration is finished and a new scale factor has been calculated or returns a 0 if calibration is still running. The routine returns a 2 if there is an error, and the MEP_ScaleFactor is greater than the maximum 255 fine steps per coarse EPWMCLK cycle. In this case, the HRMSTEP register maintains the last MEP scale factor value less than 256 for auto conversion.
- All ePWM modules operating in HRPWM incur only a 3 EPWMCLK cycle minimum duty cycle limitation when high-resolution period control is not used. If high-resolution period control is enabled, there is an additional duty cycle limitation 3-EPWMCLK cycles before the end of the PWM period (see [Section 14.15.1.5.3](#)).
- The SFO() function also updates the HRMSTEP register with the scale factor result. If the HRCNFG[AUTOCONV] bit is set, the application software is responsible only for setting CMPAHR = fraction(PWMduty*PWMperiod) << 8 or CMPBHR = fraction(PWMduty*PWMperiod) << 8 or TBPRDHR = fraction (PWMperiod) while running SFO() in the background. The MEP Calibration Module then uses the values in the HRMSTEP and CMPAHR/CMPBHR/TBPRDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle or period and move the high-resolution ePWM signal edge accordingly.
- If the HRCNFG[AUTOCONV] bit is clear, the HRMSTEP register is ignored. The application software needs to perform the necessary calculations manually so that:
 - CMPAHR = (fraction(PWMduty * PWMperiod) * MEP Scale Factor) << 8 + 0x080.
 - Similar behavior applies for TBPHSHR, CMPBHR, DBREDHR, and DBFEDHR. Auto-conversion must be enabled when using TBPRDHR.

The following code snippet shows how to use the HRPWM DUTY using driverlib functions.

```
float32_t dutyFine = 85.62;
float32_t count = (dutyFine * (float32_t)(EPWM_TIMER_TBPRD << 8))/100;
uint32_t compCount = (count);
HRPWM_SetCounterCompareValue(EPWM1_BASE, HRPWM_COUNTER_COMPARE_A, compCount);
HRPWM_SetCounterCompareValue(EPWM1_BASE, HRPWM_COUNTER_COMPARE_B, compCount);
```

The routine can be run as a background task in a slow loop requiring negligible CPU cycles. The repetition rate at which an SFO function needs to be executed depends on the application's operating environment. As with all digital CMOS devices, temperature and supply voltage variations have an effect on MEP operation. However, in most applications these parameters vary slowly and therefore is often sufficient to execute the SFO function once every 5 to 10 seconds. If more rapid variations are expected, then execution can be performed more frequently to match the application. Note there is no high limit restriction on the SFO function repetition rate; hence, the SFO function can execute as quickly as the background loop is capable.

While using the HRPWM feature, HRPWM logic is not active for the first 3 EPWMCLK cycles of the PWM period (and the last 3 EPWMCLK cycles of the PWM period if TBPRDHR is used). While running the application in this configuration, if high-resolution period control is disabled (HRPCTL[HRPE=0]) and the CMPA/CMPB register value is less than three cycles, then the CMPAHR/CMPBHR register must be cleared to zero. If high-resolution period control is enabled (HRPCTL[HRPE=1]), the CMPA register value must not fall below 3 or above TBPRD-3. This can avoid any unexpected transitions on the PWM signal.

14.15.2.2 Software Usage

The software library function SFO(), calculates the MEP scale factor for the HRPWM-supported ePWM modules. The scale factor is an integer value in the range 1-255, and represents the number of micro step edge positions available for a system clock period. The scale factor value is returned in an integer variable called MEP_ScaleFactor. For example, see [Table 14-20](#).

Table 14-20. Factor Values

| Software Function call | Functional Description | Updated Variables |
|------------------------|--|---------------------------------------|
| SFO() | Returns MEP scale factor in the HRMSTEP register | MEP_ScaleFactor and HRMSTEP register. |

To use the HRPWM feature of the ePWMs, it is recommended that the SFO function be used as described here.

Step 1. Add "Include" Files

The SFO_V8.h file needs to be included as follows. This include file is mandatory while using the SFO library function. For the SFO() to operate, the appropriate (Device)_Device.h and (Device)_EpwmDefines.h must be included in the project. These include files are optional if customized header files are used in the end applications.

Example 14-7. A Sample of How to Add "Include" Files

```
#include "F28x7x_Device.h"      // F28x7x Headerfile
#include "F28x7x_EpwmDefines.h" // init defines
#include "SFO_V8.h"             // SFO lib functions (needed for HRPWM)
```

Step 2. Element Declaration

Declare an integer variable for the scale factor value as shown below.

Example 14-8. Declaring an Element

```
int MEP_ScaleFactor = 0; //scale factor value
volatile struct EPWM_REGS *ePWM[] = {0, &EPwm1Regs, &EPwm2Regs, &EPwm3Regs,
&EPwm4Regs};
```

Step 3. MEP_ScaleFactor Initialization

The SFO() function does not require a starting scale factor value in MEP_ScaleFactor. Prior to using the MEP_ScaleFactor variable in application code, SFO() can be called to drive the MEP calibration module to calculate an MEP_ScaleFactor value.

As part of the one-time initialization code prior to using MEP_ScaleFactor, include the following:

Example 14-9. Initializing With a Scale Factor Value

```
MEP_ScaleFactor initialized using function SFO()
while (SFO() == 0) {} // MEP_ScaleFactor calculated by MEP Cal Module
```

Step 4. Application Code

While the application is running, fluctuations in both device temperature and supply voltage can be expected. To be sure that good Scale Factors are used for each ePWM module, the SFO function can be re-run periodically as part of a slower back-ground loop. Some examples of this are shown here.

Note

See the HRPWM_SFO example in the device-specific C/C++ header files and peripheral examples available from the TI website.

Example 14-10. SFO Function Calls

```
main ()
{
    int status;
    // User code
    // ePWM1, 2, 3, 4 are running in HRPWM mode
    // The status variable returns 1 once a new MEP_ScaleFactor has been
    // calculated by the MEP Calibration Module running SFO
    // diagnostics.
    status = SFO();
    if(status==2) {ESTOP0;} // The function returns a 2 if MEP_ScaleFactor is greater
                           // than the maximum 255 allowed (error condition)
}
```

14.16 Software

14.16.1 EPWM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/epwm

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

14.16.1.1 ePWM Trip Zone

FILE: epwm_ex1_trip_zone.c

This example configures ePWM1 and ePWM2 as follows

- ePWM1 has TZ1 as one shot trip source
- ePWM2 has TZ1 as cycle by cycle trip source

Initially tie TZ1 high. During the test, monitor ePWM1 or ePWM2 outputs on a scope. Pull TZ1 low to see the effect.

External Connections

- ePWM1A is on GPIO0
- ePWM2A is on GPIO2
- TZ1 is on GPIO12

This example also makes use of the Input X-BAR. GPIO12 (the external trigger) is routed to the input X-BAR, from which it is routed to TZ1.

The TZ-Event is defined such that ePWM1A will undergo a One-Shot Trip and ePWM2A will undergo a Cycle-By-Cycle Trip.

14.16.1.2 ePWM Up Down Count Action Qualifier

FILE: epwm_ex2_updown_aq.c

This example configures ePWM1, ePWM2, ePWM3 to produce a waveform with independent modulation on ePWMxA and ePWMxB.

The compare values CMPA and CMPB are modified within the ePWM's ISR.

The TB counter is in up/down count mode for this example.

View the ePWM1A/B(GPIO0 & GPIO1), ePWM2A/B(GPIO2 & GPIO3) and ePWM3A/B(GPIO4 & GPIO5) waveforms on oscilloscope.

14.16.1.3 ePWM Synchronization

FILE: epwm_ex3_synchronization.c

This example configures ePWM1, ePWM2, ePWM3 and ePWM4 as follows

- ePWM1 without phase shift as sync source
- ePWM2 with phase shift of 300 TBCLKs
- ePWM3 with phase shift of 600 TBCLKs
- ePWM4 with phase shift of 900 TBCLKs

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A

- GPIO7 EPWM4B

Watch Variables

- None.

14.16.1.4 ePWM Digital Compare

FILE: epwm_ex4_digital_compare.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TZ1, pull this pin low to trip the ePWM

Watch Variables

- None.

14.16.1.5 ePWM Digital Compare Event Filter Blanking Window

FILE: epwm_ex5_digital_compare_event_filter.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND
- ePWM1 with DCBEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCBEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND
- DCBEVT1 uses the filtered version of DCBEVT1
- The DCFILT signal uses the blanking window to ignore the DCBEVT1 for the duration of DC Blanking window

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1, pull this pin low to trip the ePWM

Watch Variables

- None.

14.16.1.6 ePWM Valley Switching

FILE: epwm_ex6_valley_switching.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- ePWM1 with DCBEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCBEVT1

- GPIO25 is set to output and toggled in the main loop to trip the PWM
- DCBEVT1 uses the filtered version of DCBEVT1
- The DCFILT signal uses the valley switching module to delay the DCFILT signal by a software defined DELAY value.

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1 (Output Pin, toggled through software)

Watch Variables

- None.

14.16.1.7 ePWM Digital Compare Edge Filter

FILE: epwm_ex7_edge_filter.c

This example configures ePWM1 as follows

- ePWM1 with DCBEVT2 forcing the ePWM output LOW as a CBC source
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCBEVT2
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- The DCBEVT2 is the source for DCFILT
- The DCFILT will count edges of the DCBEVT2 and generate a signal to trip the ePWM on the 4th edge of DCBEVT2

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1 (Output Pin, toggled through software)

Watch Variables

- None.

14.16.1.8 ePWM Deadband

FILE: epwm_ex8_deadband.c

This example configures ePWM1 through ePWM6 as follows

- ePWM1 with Deadband disabled (Reference)
- ePWM2 with Deadband Active High
- ePWM3 with Deadband Active Low
- ePWM4 with Deadband Active High Complimentary
- ePWM5 with Deadband Active Low Complimentary
- ePWM6 with Deadband Output Swap (switch A and B outputs)

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B
- GPIO8 EPWM5A
- GPIO9 EPWM5B
- GPIO10 EPWM6A

- GPIO11 EPWM6B

Watch Variables

- None.

14.16.1.9 ePWM Chopper

FILE: epwm_ex10_chopper.c

This example configures ePWM1, ePWM2, ePWM3 and ePWM4 as follows

- ePWM1 with Chopper disabled (Reference)
- ePWM2 with chopper enabled at 1/8 duty cycle
- ePWM3 with chopper enabled at 6/8 duty cycle
- ePWM4 with chopper enabled at 1/2 duty cycle with One-Shot Pulse enabled

External Connections

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B

Watch Variables

- None.

14.16.1.10 EPWM Configure Signal

FILE: epwm_ex11_configure_signal.c

This example configures ePWM1, ePWM2, ePWM3 to produce signal of desired frequency and duty. It also configures phase between the configured modules.

Signal of 10kHz with duty of 0.5 is configured on ePWMxA & ePWMxB with ePWMxB inverted. Also, phase of 120 degree is configured between ePWM1 to ePWM3 signals.

During the test, monitor ePWM1, ePWM2, and/or ePWM3 outputs on an oscilloscope.

- ePWM1A is on GPIO0
- ePWM1B is on GPIO1
- ePWM2A is on GPIO2
- ePWM2B is on GPIO3
- ePWM3A is on GPIO4
- ePWM3B is on GPIO5

14.16.1.11 Realization of Monoshot mode

FILE: epwm_ex12_monoshot_mode.c

This example showcases how to generate monoshot PWM output based on external trigger, that is, generating just a single pulse output on receipt of an external trigger. And the next pulse is generated only when the next trigger comes. The example utilizes external synchronization and T1 action qualifier event features to achieve the desired output.

ePWM1 is used to generate the monoshot output and ePWM2 is used an external trigger for that. No external connections are required as ePWM2A is fed as the trigger using Input X-BAR automatically.

ePWM1 is configured to generated a single pulse of 0.5 μ s when received an external trigger. This is achieved by enabling the phase synchronization feature and configuring EPWMxSYNC1 as EXTSYNCIN1. And this

EPWMxSYNC1 is also configured as T1 event of action qualifier to set output HIGH while CTR = PRD action is used to set output LOW.

ePWM2 is configured to generate a 100 KHz signal with a duty of 1% (to simulate a rising edge trigger) which is routed to EXTSYNCIN1 using Input XBAR.

Observe GPIO0 (EPWM1A : Monoshot Output) and GPIO2(EPWM2 : External Trigger) on oscilloscope.

NOTE : In the following example, the ePWM timer is still running in a continuous mode rather than a one-shot mode thus for more reliable implementation, refer to CLB based one shot PWM implementation demonstrated in "clb_ex17_one_shot_pwm" example

14.16.1.12 EPWM Action Qualifier (epwm_up_aq)

FILE: epwm_ex13_up_aq.c

This example configures ePWM1, ePWM2, ePWM3 to produce an waveform with independent modulation on EPWMxA and EPWMxB.

The compare values CMPA and CMPB are modified within the ePWM's ISR.

The TB counter is in up count mode for this example.

View the EPWM1A/B(GPIO0 & GPIO1), EPWM2A/B(GPIO2 & GPIO3) and EPWM3A/B(GPIO4 & GPIO5) waveforms via an oscilloscope.

14.16.2 HRPWM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/hrpwm

Cloud access to these examples is available at the following link: dev.ti.com [C2000Ware Examples](#).

14.16.2.1 HRPWM Duty Control with SFO

FILE: hrpwm_ex1_duty_sfo.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

int SFO();

- updates MEP_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP_ScaleFactor value
- returns 2 if error: MEP_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

14.16.2.2 HRPWM Slider

FILE: hrpwm_ex2_slider.c

This example modifies the MEP control registers to show edge displacement due to HRPWM. Control blocks of the respective ePWM module channel A and B have fine edge movement due to HRPWM logic.

Monitor ePWM1 A/B pins on an oscilloscope.

14.16.2.3 HRPWM Period Control

FILE: hrpwm_ex3_prd_updown_sfo.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up-Down count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

```
int SFO();
```

- updates MEP_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP_ScaleFactor value
- returns 2 if error: MEP_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

14.16.2.4 HRPWM Duty Control with UPDOWN Mode

FILE: hrpwm_ex4_duty_updown_sfo.c

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

```
int SFO();
```

- updates MEP_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP_ScaleFactor value
- returns 2 if error: MEP_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

14.16.2.5 HRPWM Slider Test

FILE: hrpwm_ex5_slider_qformat.c

This example modifies the MEP control registers to show edge displacement due to HRPWM. Control blocks of the respective ePWM module channel A and B will have fine edge movement due to HRPWM logic. Load the hrpwm_slider.gel file. Select the HRPWM_eval from the GEL menu. A FineDuty slider graphics will show up in CCS. Load the program and run. Use the Slider to and observe the EPWM edge displacement for each slider step change. This explains the MEP control on the EPwmxA channels.

Monitor ePWM1 & ePWM2 A/B pins on an oscilloscope.

14.16.2.6 HRPWM Duty Up Count

FILE: hrpwm_ex6_duty_sfo_qformat.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

- ```
int SFO();
```
- updates MEP\_ScaleFactor dynamically when HRPWM is in use
  - updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
  - returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
  - returns 1 when complete for the specified channel
  - returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

To run this example:

1. Run this example at maximum SYSCLKOUT
2. Activate Real time mode
3. Run the code

#### *External Connections*

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### *Watch Variables*

- status - Example run status
- updateFine - Set to 1 use HRPWM capabilities and observe in fine MEP steps(default) Set to 0 to disable HRPWM capabilities and observe in coarse SYSCLKOUT cycle steps

#### **14.16.2.7 HRPWM Period Up-Down Count**

FILE: hrpwm\_ex7\_prd\_updown\_sfo\_qformat.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up-Down count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

- ```
int SFO();
```
- updates MEP_ScaleFactor dynamically when HRPWM is in use
 - updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP_ScaleFactor value
 - returns 2 if error: MEP_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
 - returns 1 when complete for the specified channel
 - returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

To run this example:

1. Run this example at maximum SYSCLKOUT
2. Activate Real time mode
3. Run the code

External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

Watch Variables

- updateFine - Set to 1 use HRPWM capabilities and observe in fine MEP steps(default) Set to 0 to disable HRPWM capabilities and observe in coarse SYSCLKOUT cycle steps

14.17 ePWM Registers

This section describes the Enhanced Pulse Width Modulator registers.

14.17.1 EPWM Base Address Table

Table 14-21. EPWM Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| EPwm1Regs | EPWM_REGS | EPWM1_BASE | 0x0000_4000 | YES |
| EPwm2Regs | EPWM_REGS | EPWM2_BASE | 0x0000_4100 | YES |
| EPwm3Regs | EPWM_REGS | EPWM3_BASE | 0x0000_4200 | YES |
| EPwm4Regs | EPWM_REGS | EPWM4_BASE | 0x0000_4300 | YES |
| EPwm5Regs | EPWM_REGS | EPWM5_BASE | 0x0000_4400 | YES |
| EPwm6Regs | EPWM_REGS | EPWM6_BASE | 0x0000_4500 | YES |
| EPwm7Regs | EPWM_REGS | EPWM7_BASE | 0x0000_4600 | YES |

14.17.2 EPWM_REGS Registers

Table 14-22 lists the memory-mapped registers for the EPWM_REGS registers. All register offset addresses not listed in **Table 14-22** should be considered as reserved locations and the register contents should not be modified.

Table 14-22. EPWM_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------------|---|------------------|---------|
| 0h | TBCTL | Time Base Control Register | Go | |
| 1h | TBCTL2 | Time Base Control Register 2 | Go | |
| 3h | EPWMXSYNCINSEL | EPWMxSYNCIN Source Select Register | Go | |
| 4h | TBCTR | Time Base Counter Register | Go | |
| 5h | TBSTS | Time Base Status Register | Go | |
| 6h | EPWMXSYNCOUTEN | EPWMxSYNCOUT Source Enable Register | Go | |
| 7h | TBCTL3 | Time Base Control Register 3 | Go | |
| 8h | CMPCTL | Counter Compare Control Register | Go | |
| 9h | CMPCTL2 | Counter Compare Control Register 2 | Go | |
| Ch | DBCTL | Dead-Band Generator Control Register | Go | |
| Dh | DBCTL2 | Dead-Band Generator Control Register 2 | Go | |
| 10h | AQCTL | Action Qualifier Control Register | Go | |
| 11h | AQTSRCSEL | Action Qualifier Trigger Event Source Select Register | Go | |
| 14h | PCCTL | PWM Chopper Control Register | Go | |
| 18h | VCAPCTL | Valley Capture Control Register | Go | |
| 19h | VCNTCFG | Valley Counter Config Register | Go | |
| 20h | HRCNFG | HRPWM Configuration Register | EALLOW | Go |
| 21h | HRPWR | HRPWM Power Register | EALLOW | Go |
| 26h | HRMSTEP | HRPWM MEP Step Register | EALLOW | Go |
| 27h | HRCNFG2 | HRPWM Configuration 2 Register | EALLOW | Go |
| 2Dh | HRPCTL | High Resolution Period Control Register | EALLOW | Go |
| 2Eh | TRREM | HRPWM High Resolution Remainder Register | EALLOW | Go |
| 34h | GLDCTL | Global PWM Load Control Register | EALLOW | Go |
| 35h | GLDCFG | Global PWM Load Config Register | EALLOW | Go |
| 38h | EPWMXLINK | EPWMx Link Register | Go | |
| 40h | AQCTLA | Action Qualifier Control Register For Output A | Go | |
| 41h | AQCTLA2 | Additional Action Qualifier Control Register For Output A | Go | |
| 42h | AQCTLB | Action Qualifier Control Register For Output B | Go | |
| 43h | AQCTLB2 | Additional Action Qualifier Control Register For Output B | Go | |
| 47h | AQSFRC | Action Qualifier Software Force Register | Go | |
| 49h | AQCSFRC | Action Qualifier Continuous S/W Force Register | Go | |
| 50h | DBREDHR | Dead-Band Generator Rising Edge Delay High Resolution Mirror Register | Go | |
| 51h | DBRED | Dead-Band Generator Rising Edge Delay High Resolution Mirror Register | Go | |
| 52h | DBFEDHR | Dead-Band Generator Falling Edge Delay High Resolution Register | Go | |
| 53h | DBFED | Dead-Band Generator Falling Edge Delay Count Register | Go | |
| 60h | TBPHS | Time Base Phase High | Go | |

Table 14-22. EPWM_REGS Registers (continued)

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|---|------------------|---------|
| 62h | TBPRDHR | Time Base Period High Resolution Register | Go | |
| 63h | TBPRD | Time Base Period Register | Go | |
| 6Ah | CMPA | Counter Compare A Register | Go | |
| 6Ch | CMPB | Compare B Register | Go | |
| 6Fh | CMPC | Counter Compare C Register | Go | |
| 71h | CMPD | Counter Compare D Register | Go | |
| 74h | GLDCTL2 | Global PWM Load Control Register 2 | Go | |
| 77h | SWVDELVAL | Software Valley Mode Delay Register | Go | |
| 80h | TZSEL | Trip Zone Select Register | EALLOW | Go |
| 82h | TZDCSEL | Trip Zone Digital Comparator Select Register | EALLOW | Go |
| 84h | TZCTL | Trip Zone Control Register | EALLOW | Go |
| 85h | TZCTL2 | Additional Trip Zone Control Register | EALLOW | Go |
| 86h | TZCTLDCA | Trip Zone Control Register Digital Compare A | EALLOW | Go |
| 87h | TZCTLDCB | Trip Zone Control Register Digital Compare B | EALLOW | Go |
| 8Dh | TZEINT | Trip Zone Enable Interrupt Register | EALLOW | Go |
| 93h | TZFLG | Trip Zone Flag Register | Go | |
| 94h | TZCBCFLG | Trip Zone CBC Flag Register | Go | |
| 95h | TZOSTFLG | Trip Zone OST Flag Register | Go | |
| 97h | TZCLR | Trip Zone Clear Register | EALLOW | Go |
| 98h | TZCBCLLR | Trip Zone CBC Clear Register | EALLOW | Go |
| 99h | TZOSTCLR | Trip Zone OST Clear Register | EALLOW | Go |
| 9Bh | TZFRC | Trip Zone Force Register | EALLOW | Go |
| A4h | ETSEL | Event Trigger Selection Register | Go | |
| A6h | ETPS | Event Trigger Pre-Scale Register | Go | |
| A8h | ETFLG | Event Trigger Flag Register | Go | |
| AAh | ETCLR | Event Trigger Clear Register | Go | |
| ACh | ETFRC | Event Trigger Force Register | Go | |
| AEh | ETINTPS | Event-Trigger Interrupt Pre-Scale Register | Go | |
| B0h | ETSOCPS | Event-Trigger SOC Pre-Scale Register | Go | |
| B2h | ETCNTINITCTL | Event-Trigger Counter Initialization Control Register | Go | |
| B4h | ETCNTINIT | Event-Trigger Counter Initialization Register | Go | |
| C0h | DCTRIPSEL | Digital Compare Trip Select Register | EALLOW | Go |
| C3h | DCACTL | Digital Compare A Control Register | EALLOW | Go |
| C4h | DCBCTL | Digital Compare B Control Register | EALLOW | Go |
| C7h | DCFCTL | Digital Compare Filter Control Register | EALLOW | Go |
| C8h | DCCAPCTL | Digital Compare Capture Control Register | EALLOW | Go |
| C9h | DCFOFFSET | Digital Compare Filter Offset Register | Go | |
| CAh | DCFOFFSETCNT | Digital Compare Filter Offset Counter Register | Go | |
| CBh | DCFWINDOW | Digital Compare Filter Window Register | Go | |
| CCh | DCFWINDOWCNT | Digital Compare Filter Window Counter Register | Go | |
| CDh | BLANKPULSEMIXSEL | Blanking window trigger pulse select register | EALLOW | Go |
| CFh | DCCAP | Digital Compare Counter Capture Register | Go | |
| D2h | DCAHTRIPSEL | Digital Compare AH Trip Select | EALLOW | Go |
| D3h | DCALTRIPSEL | Digital Compare AL Trip Select | EALLOW | Go |

Table 14-22. EPWM_REGS Registers (continued)

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-------------|-------------------------------------|------------------|---------|
| D4h | DCBHTRIPSEL | Digital Compare BH Trip Select | EALLOW | Go |
| D5h | DCBLTRIPSEL | Digital Compare BL Trip Select | EALLOW | Go |
| FAh | EPWMLOCK | EPWM Lock Register | | Go |
| FDh | HWVDELVAL | Hardware Valley Mode Delay Register | | Go |
| FEh | VCNTVAL | Hardware Valley Counter Register | | Go |

Complex bit access types are encoded to fit into small table cells. [Table 14-23](#) shows the codes that are used for access types in this section.

Table 14-23. EPWM_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|-----------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| WOnce | W Once | Write Write once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

14.17.2.1 TBCTL Register (Offset = 0h) [Reset = 0083h]

TBCTL is shown in [Figure 14-93](#) and described in [Table 14-24](#).

Return to the [Summary Table](#).

Time Base Control Register

Figure 14-93. TBCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|------------|----------|--------|--------|--------|-----------|--------|
| FREE_SOFT | | PHSDIR | CLKDIV | | | HSPCLKDIV | |
| R/W-0h | R/W-0h | | | R/W-0h | | | R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSPCLKDIV | SWFSYNC | RESERVED | | PRDLD | PHSEN | CTRMODE | |
| R/W-1h | R-0/W1S-0h | R-0h | | R/W-0h | R/W-0h | R/W-3h | |

Table 14-24. TBCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 15-14 | FREE_SOFT | R/W | 0h | <p>Emulation Mode Bits. These bits select the behavior of the ePWM time-base counter during emulation events</p> <p>00: Stop after the next time-base counter increment or decrement</p> <p>01: Stop when counter completes a whole cycle:</p> <ul style="list-style-type: none"> - Up-count mode: stop when the time-base counter = period (TBCTR = TBPRD) - Down-count mode: stop when the time-base counter = 0x00 (TBCTR = 0x00) - Up-down-count mode: stop when the time-base counter = 0x00 (TBCTR = 0x00) <p>1x: Free run</p> <p>Reset type: SYSRSn</p> |
| 13 | PHSDIR | R/W | 0h | <p>Phase Direction Bit</p> <p>This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter (TBCTR) will count after a synchronization event occurs and a new phase value is loaded from the phase (TBPHS) register. This is irrespective of the direction of the counter before the synchronization event..</p> <p>In the up-count and down-count modes this bit is ignored.</p> <p>0: Count down after the synchronization event.</p> <p>1: Count up after the synchronization event.</p> <p>Reset type: SYSRSn</p> |
| 12-10 | CLKDIV | R/W | 0h | <p>Time Base Clock Pre-Scale Bits</p> <p>These bits select the time base clock pre-scale value (TBCLK = EPWMCLK/(HSPCLKDIV * CLKDIV):</p> <p>000: /1 (default on reset)</p> <p>001: /2</p> <p>010: /4</p> <p>011: /8</p> <p>100: /16</p> <p>101: /32</p> <p>110: /64</p> <p>111: /128</p> <p>Reset type: SYSRSn</p> |

Table 14-24. TBCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|---------|-------|--|
| 9-7 | HSPCLKDIV | R/W | 1h | <p>High Speed Time Base Clock Pre-Scale Bits These bits determine part of the time-base clock prescale value. $TBCLK = EPWMCLK / (HSPCLKDIV \times CLKDIV)$. This divisor emulates the HSPCLK in the TMS320x281x system as used on the Event Manager (EV) peripheral.</p> <ul style="list-style-type: none"> 000: /1 001: /2 (default on reset) 010: /4 011: /6 100: /8 101: /10 110: /12 111: /14 <p>Reset type: SYSRSn</p> |
| 6 | SWFSYNC | R-0/W1S | 0h | <p>Software Forced Sync Pulse 0: Writing a 0 has no effect and reads always return a 0. 1: Writing a 1 forces a one-time synchronization pulse to be generated. SWFSYNC can be enabled to affect EPWMxSYNCO by setting the EPWMSYNCOOUTEN.SWEN bit. Reset type: SYSRSn</p> |
| 5-4 | RESERVED | R | 0h | Reserved |
| 3 | PRDLD | R/W | 0h | <p>Active Period Reg Load from Shadow Select 0: The period register (TBPRD) is loaded from its shadow register when the time-base counter, TBCTR, is equal to zero and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. A write/read to the TBPRD register accesses the shadow register. 1: Immediate Mode (Shadow register bypassed): A write or read to the TBPRD register accesses the active register. Reset type: SYSRSn</p> |
| 2 | PHSEN | R/W | 0h | <p>Counter Reg Load from Phase Reg Enable 0: Do not load the time-base counter (TBCTR) from the time-base phase register (TBPHS). 1: Allow Counter to be loaded from the Phase register (TBPHS) and shadow to active load events when an EPWMxSYNCI input signal occurs or a software-forced sync signal, see bit 6. Reset type: SYSRSn</p> |
| 1-0 | CTRMODE | R/W | 3h | <p>Counter Mode The time-base counter mode is normally configured once and not changed during normal operation. If you change the mode of the counter, the change will take effect at the next TBCLK edge and the current counter value shall increment or decrement from the value before the mode change. These bits set the time-base counter mode of operation as follows: 00: Up-count mode 01: Down-count mode 10: Up-down count mode 11: Freeze counter operation (default on reset) Reset type: SYSRSn</p> |

14.17.2.2 TBCTL2 Register (Offset = 1h) [Reset = 0000h]

TBCTL2 is shown in [Figure 14-94](#) and described in [Table 14-25](#).

Return to the [Summary Table](#).

Time Base Control Register 2

Figure 14-94. TBCTL2 Register

| | | | | | | | |
|------------|--------------|----------|----------|----|----------|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PRDLDSYNC | | RESERVED | | | RESERVED | | |
| R/W-0h | | | R-0h | | | R-0-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OSHTSYNC | OSHTSYNCMODE | RESERVED | RESERVED | | | | |
| R-0/W1S-0h | | R/W-0h | R/W-0h | | | R-0-0h | |

Table 14-25. TBCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|---------|-------|---|
| 15-14 | PRDLDSYNC | R/W | 0h | Shadow to Active Period Register Load on SYNC event 00: Shadow to Active Load of TBPRD occurs only when TBCTR = 0 (same as legacy). 01: Shadow to Active Load of TBPRD occurs both when TBCTR = 0 and when SYNC occurs. 10: Shadow to Active Load of TBPRD occurs only when a SYNC is received. 11: Reserved Note: This bit selection is valid only if TBCTL[PRDLD]=0. Reset type: SYSRSn |
| 13-12 | RESERVED | R | 0h | Reserved |
| 11-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | OSHTSYNC | R-0/W1S | 0h | Oneshot sync bit 0: Writing a '0' has no effect. 1: Allow one sync pulse to propagate. Reset type: SYSRSn |
| 6 | OSHTSYNCMODE | R/W | 0h | Oneshot sync enable bit 0: Oneshot sync mode disabled 1: Oneshot sync mode enabled Reset type: SYSRSn |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4-0 | RESERVED | R-0 | 0h | Reserved |

14.17.2.3 EPWMSYNCINSEL Register (Offset = 3h) [Reset = 0001h]

EPWMSYNCINSEL is shown in [Figure 14-95](#) and described in [Table 14-26](#).

Return to the [Summary Table](#).

EPWMxSYNCIN Source Select Register

Figure 14-95. EPWMSYNCINSEL Register

| | | | | | | | | | | | | |
|----------|----|----|-----|----|----|---|---|--|--|--|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | |
| RESERVED | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| RESERVED | | | SEL | | | | | | | | | |
| R-0h | | | | | | | | | | | | |
| R/W-1h | | | | | | | | | | | | |

Table 14-26. EPWMSYNCINSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-5 | RESERVED | R | 0h | Reserved |
| 4-0 | SEL | R/W | 1h | These bits determine the source of the EPWMxSYNCI signal. 0x00 Disabled Other Values defined in the 'ePWM SYNC Selection' table Reset type: SYSRSn |

14.17.2.4 TBCTR Register (Offset = 4h) [Reset = 0000h]

TBCTR is shown in [Figure 14-96](#) and described in [Table 14-27](#).

Return to the [Summary Table](#).

Time Base Counter Register

Figure 14-96. TBCTR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TBCTR | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TBCTR | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-27. TBCTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 15-0 | TBCTR | R/W | 0h | Time Base Counter Register Reset type: SYSRSn |

14.17.2.5 TBSTS Register (Offset = 5h) [Reset = 0001h]

TBSTS is shown in [Figure 14-97](#) and described in [Table 14-28](#).

Return to the [Summary Table](#).

Time Base Status Register

Figure 14-97. TBSTS Register

| | | | | | | | |
|----------|----|----|----|----|----------|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | CTRMAX | SYNCI | CTRDIR |
| R-0-0h | | | | | R/W1C-0h | R/W1C-0h | R-1h |

Table 14-28. TBSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|-------|-------|---|
| 15-3 | RESERVED | R-0 | 0h | Reserved |
| 2 | CTRMAX | R/W1C | 0h | Time-Base Counter Max Latched Status Bit 0: Reading a 0 indicates the time-base counter never reached its maximum value. Writing a 0 will have no effect. 1: Reading a 1 on this bit indicates that the time-base counter reached the max value 0xFFFF. Writing a 1 to this bit will clear the latched event. Reset type: SYSRSn |
| 1 | SYNCI | R/W1C | 0h | Input Synchronization Latched Status Bit 0: Writing a 0 will have no effect. Reading a 0 indicates no external synchronization event has occurred. 1: Reading a 1 on this bit indicates that an external synchronization event has occurred (EPWMxSYNCI). Writing a 1 to this bit will clear the latched event. Reset type: SYSRSn |
| 0 | CTRDIR | R | 1h | Time Base Counter Direction Status Bit 0: Time-Base Counter is currently counting down. 1: Time-Base Counter is currently counting up. Note: This bit is only valid when the counter is not frozen. Reset type: SYSRSn |

14.17.2.6 EPWMSYNCOUTEN Register (Offset = 6h) [Reset = 0001h]

EPWMSYNCOUTEN is shown in [Figure 14-98](#) and described in [Table 14-29](#).

Return to the [Summary Table](#).

EPWMxSYNCOUT Source Enable Register

Figure 14-98. EPWMSYNCOUTEN Register

| | | | | | | | |
|----------|-----------|----------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | DCBEVT1EN | DCAEV1EN | CMPDEN | CMPCEN | CMPBEN | ZEROEN | SWEN |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-1h |

Table 14-29. EPWMSYNCOUTEN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | DCBEVT1EN | R/W | 0h | This bit enables the DCBEVT1.sync event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a DCBEVT1.sync event Reset type: SYSRSn |
| 5 | DCAEV1EN | R/W | 0h | This bit enables the DCAEV1.sync event to set the EPWMxSYNCOOUT signal. 0 Disabled 1 The EPWMxSYNCOOUT signal is pulsed for one PWM clock period upon a DCAEV1.sync event Reset type: SYSRSn |
| 4 | CMPDEN | R/W | 0h | This bit enables the TBCTR = CMPD event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare D event (TBCTR = CMPD) Reset type: SYSRSn |
| 3 | CMPCEN | R/W | 0h | This bit enables the TBCTR = CMPC event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare C event (TBCTR = CMPC) Reset type: SYSRSn |
| 2 | CMPBEN | R/W | 0h | This bit enables the TBCTR = CMPB event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare B event (TBCTR = CMPB) Reset type: SYSRSn |
| 1 | ZEROEN | R/W | 0h | This bit enables the TBCTR = 0x0000 event to set the EPWMxSYNCOOUT signal. 0 Disabled 1 The EPWMxSYNCOOUT signal is pulsed for one PWM clock period upon the value of TBCTR changing to 0x0000 Reset type: SYSRSn |

Table 14-29. EPWMSYNCOUTEN Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | SWEN | R/W | 1h | <p>This bit enables the TBCTL.SWF_SYNC bit to set the EPWMxSYNC signal.</p> <p>0 Disabled</p> <p>1 The EPWMxSYNC signal is pulsed for one PWM clock period when the TBCTL.SWF_SYNC bit is set</p> <p>Reset type: SYSRSn</p> |

14.17.2.7 TBCTL3 Register (Offset = 7h) [Reset = 0000h]

TBCTL3 is shown in [Figure 14-99](#) and described in [Table 14-30](#).

Return to the [Summary Table](#).

Time Base Control Register 3

Figure 14-99. TBCTL3 Register

| | | | | | | | |
|----------|----|----|----|----|----|---|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | OSSFRCEN |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-30. TBCTL3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-1 | RESERVED | R | 0h | Reserved |
| 0 | OSSFRCEN | R/W | 0h | This bit determines which bit sets the EPWMxSYNCOUT One Shot Latch. 0 TBCTL2[OSHTSYNC] sets the One Shot Latch 1 GLDCTL2[OSHTLD] sets the One Shot Latch Reset type: SYSRSn |

14.17.2.8 CMPCTL Register (Offset = 8h) [Reset = 0000h]

CMPCTL is shown in [Figure 14-100](#) and described in [Table 14-31](#).

Return to the [Summary Table](#).

Counter Compare Control Register

Figure 14-100. CMPCTL Register

| | | | | | | | |
|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | LOADBSYNC | | | LOADASYNC | | SHDWBFULL |
| R-0-0h | | | R/W-0h | | | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SHDWBMODE | RESERVED | SHDWAMODE | LOADBMODE | | LOADAMODE | |
| R-0-0h | | R/W-0h | | R-0-0h | | R/W-0h | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 14-31. CMPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 15-14 | RESERVED | R-0 | 0h | Reserved |
| 13-12 | LOADBSYNC | R/W | 0h | Shadow to Active CMPB Register Load on SYNC event 00: Shadow to Active Load of CMPB:CMPBHR occurs according to LOADBMODE (bits 1,0) (same as legacy) 01: Shadow to Active Load of CMPB:CMPBHR occurs both according to LOADBMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPB:CMPBHR occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL[SHDWBMODE] = 0. Reset type: SYSRSn |
| 11-10 | LOADASYNC | R/W | 0h | Shadow to Active CMPA Register Load on SYNC event 00: Shadow to Active Load of CMPA:CMPAHR occurs according to LOADAMODE (bits 1,0) (same as legacy) 01: Shadow to Active Load of CMPA:CMPAHR occurs both according to LOADAMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPA:CMPAHR occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL[SHDWAMODE] = 0. Reset type: SYSRSn |
| 9 | SHDWBFULL | R | 0h | Counter-compare B (CMPB) Shadow Register Full Status Flag This bit self clears once a loadstrobe occurs. 0: CMPB shadow register not full yet 1: Indicates the CMPB shadow register is full a CPU write will overwrite current shadow value Reset type: SYSRSn |
| 8 | SHDWAFULL | R | 0h | Counter-compare A (CMPA) Shadow Register Full Status Flag The flag bit is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not affect the flag. This bit self clears once a load-strobe occurs. 0: CMPA shadow register not full yet 1: Indicates the CMPA shadow register is full, a CPU write will overwrite the current shadow value Reset type: SYSRSn |
| 7 | RESERVED | R-0 | 0h | Reserved |

Table 14-31. CMPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|---|
| 6 | SHDWBMODE | R/W | 0h | Counter-compare B (CMPB) Register Operating Mode 0: Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1: Immediate mode. Only the active compare B register is used. All writes and reads directly access the active register for immediate compare action Reset type: SYSRSn |
| 5 | RESERVED | R-0 | 0h | Reserved |
| 4 | SHDWAMODE | R/W | 0h | Counter-compare A (CMPA) Register Operating Mode 0: Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1: Immediate mode. Only the active compare register is used. All writes and reads directly access the active register for immediate compare action Reset type: SYSRSn |
| 3-2 | LOADBMODE | R/W | 0h | Active Counter-Compare B (CMPB) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWBMODE] = 1). 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Reset type: SYSRSn |
| 1-0 | LOADAMODE | R/W | 0h | Active Counter-Compare A (CMPA) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWAMODE] = 1). 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Reset type: SYSRSn |

14.17.2.9 CMPCTL2 Register (Offset = 9h) [Reset = 0000h]

CMPCTL2 is shown in [Figure 14-101](#) and described in [Table 14-32](#).

Return to the [Summary Table](#).

Counter Compare Control Register 2

Figure 14-101. CMPCTL2 Register

| | | | | | | | |
|----------|------------|-----------|-----------|-----------|-----------|--------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | LOADDSYNC | | | LOADCSYNC | | RESERVED |
| R-0-0h | | | R/W-0h | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SHDWD MODE | RESERVED | SHDWCMODE | LOADDMODE | LOADCMODE | | |
| R-0-0h | R/W-0h | R-0-0h | R/W-0h | R/W-0h | R/W-0h | | |

Table 14-32. CMPCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 15-14 | RESERVED | R-0 | 0h | Reserved |
| 13-12 | LOADDSYNC | R/W | 0h | Shadow to Active CMPD Register Load on SYNC event 00: Shadow to Active Load of CMPD occurs according to LOADDMODE 01: Shadow to Active Load of CMPD occurs both according to LOADDMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPD occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL2[SHDWD MODE] = 0. Reset type: SYSRSn |
| 11-10 | LOADCSYNC | R/W | 0h | Shadow to Active CMPC Register Load on SYNC event 00: Shadow to Active Load of CMPC occurs according to LOADCMODE 01: Shadow to Active Load of CMPC occurs both according to LOADCMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPC occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL2[SHDWCMODE] = 0. Reset type: SYSRSn |
| 9-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | SHDWD MODE | R/W | 0h | Counter-Compare D Register Operating Mode 0: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1: Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action. Reset type: SYSRSn |
| 5 | RESERVED | R-0 | 0h | Reserved |
| 4 | SHDWCMODE | R/W | 0h | Counter-Compare C Register Operating Mode 0: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1: Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action. Reset type: SYSRSn |

Table 14-32. CMPCTL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|--|
| 3-2 | LOADMODE | R/W | 0h | Active Counter-Compare D (CMFD) Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: Has no effect in Immediate mode. Reset type: SYSRSn |
| 1-0 | LOADCMODE | R/W | 0h | Active Counter-Compare C (CMPC) Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: Has no effect in Immediate mode. Reset type: SYSRSn |

14.17.2.10 DBCTL Register (Offset = Ch) [Reset = 0000h]

DBCTL is shown in [Figure 14-102](#) and described in [Table 14-33](#).

Return to the [Summary Table](#).

Dead-Band Generator Control Register

Figure 14-102. DBCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------------|-----------|---------|----|----------------|----------------|-------------|---|
| HALFCYCLE | DEDB_MODE | OUTSWAP | | SHDWDBFED MODE | SHDWDBRED MODE | LOADFEDMODE | |
| R/W-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LOADREDMODE | | IN_MODE | | POLSEL | | OUT_MODE | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 14-33. DBCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|---|
| 15 | HALFCYCLE | R/W | 0h | Half Cycle Clocking Enable Bit 0: Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate. 1: Half cycle clocking enabled. The dead-band counters are clocked at TBCLK*2. Reset type: SYSRSn |
| 14 | DEDB_MODE | R/W | 0h | Dead Band Dual-Edge B Mode Control (S8 switch) 0: Rising edge delay applied to InA/InB as selected by S4 switch (IN-MODE bits) on A signal path only. Falling edge delay applied to InA/InB as selected by S5 switch (INMODE bits) on B signal path only. 1: Rising edge delay and falling edge delay applied to source selected by S4 switch (INMODE bits) and output to B signal path only. Note: When this bit is set to 1, user should always either set OUT_MODE bits such that Apath = InA OR OUTSWAP bits such that OutA=Bpath otherwise, OutA will be invalid. Reset type: SYSRSn |
| 13-12 | OUTSWAP | R/W | 0h | Dead Band Output Swap Control Bit 13 controls the S6 switch and bit 12 controls the S7 switch. 00: OutA and OutB signals are as defined by OUT-MODE bits. 01: OutA = A-path as defined by OUT-MODE bits. OutB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A signal path). 10: OutA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B signal path). OutB = B-path as defined by OUT-MODE bits. 11: OutA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B signal path). OutB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A signal path). Reset type: SYSRSn |
| 11 | SHDWDBFEDMODE | R/W | 0h | FED Dead-Band Load Mode 0: Immediate mode. Only the active DBFED register is used. All writes/reads via the CPU directly access the active register for immediate 'FED dead-band action.' 1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode (for compatibility with legacy). Reset type: SYSRSn |

Table 14-33. DBCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------------|------|-------|---|
| 10 | SHDWDBREDMODE | R/W | 0h | <p>RED Dead-Band Load Mode</p> <p>0: Immediate mode. Only the active DBRED register is used. All writes/reads via the CPU directly access the active register for immediate 'RED dead-band action.'</p> <p>1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode (for compatibility with legacy).</p> <p>Reset type: SYSRSn</p> |
| 9-8 | LOADFEDMODE | R/W | 0h | <p>Active DBFED Load from Shadow Select Mode</p> <p>00: Load on Counter = 0 (CNT_eq)</p> <p>01: Load on Counter = Period (PRD_eq)</p> <p>10: Load on either Counter = 0, or Counter = Period</p> <p>11: Freeze (no loads possible)</p> <p>Note: has no effect in Immediate mode.</p> <p>Reset type: SYSRSn</p> |
| 7-6 | LOADREDMODE | R/W | 0h | <p>Active DBRED Load from Shadow Select Mode</p> <p>00: Load on Counter = 0 (CNT_eq)</p> <p>01: Load on Counter = Period (PRD_eq)</p> <p>10: Load on either Counter = 0, or Counter = Period</p> <p>11: Freeze (no loads possible)</p> <p>Note: has no effect in Immediate mode.</p> <p>Reset type: SYSRSn</p> |
| 5-4 | IN_MODE | R/W | 0h | <p>Dead-Band Input Mode Control</p> <p>Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown. This allows you to select the input source to the falling-edge and rising-edge delay. To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays.</p> <p>00: EPWMxA In (from the action-qualifier) is the source for both falling-edge and rising-edge delay.</p> <p>01: EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal.</p> <p>EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal.</p> <p>10: EPWMxA In (from the action-qualifier) is the source for rising-edge delayed signal.</p> <p>EPWMxB In (from the action-qualifier) is the source for falling-edge delayed signal.</p> <p>11: EPWMxB In (from the action-qualifier) is the source for both rising-edge delay and falling-edge delayed signal.</p> <p>Reset type: SYSRSn</p> |
| 3-2 | POLSEL | R/W | 0h | <p>Polarity Select Control</p> <p>Bit 3 controls the S3 switch and bit 2 controls the S2 switch. This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule. The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter. These assume that DBCTL[OUT_MODE] = 1,1 and DBCTL[IN_MODE] = 0x0. Other enhanced modes are also possible, but not regarded as typical usage modes.</p> <p>00: Active high (AH) mode. Neither EPWMxA nor EPWMxB is inverted (default).</p> <p>01: Active low complementary (ALC) mode. EPWMxA is inverted.</p> <p>10: Active high complementary (AHC). EPWMxB is inverted.</p> <p>11: Active low (AL) mode. Both EPWMxA and EPWMxB are inverted.</p> <p>Reset type: SYSRSn</p> |

Table 14-33. DBCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1-0 | OUT_MODE | R/W | 0h | <p>Dead-Band Output Mode Control</p> <p>Bit 1 controls the S1 switch and bit 0 controls the S0 switch.</p> <p>00: DBM is fully disabled or by-passed. In this mode the POLSEL and IN-MODE bits have no effect.</p> <p>01: Apath = InA (delay is by-passed for A signal path) Bpath = FED (Falling Edge Delay in B signal path)</p> <p>10: Apath = RED (Rising Edge Delay in A signal path) Bpath = InB (delay is by-passed for B signal path)</p> <p>11: DBM is fully enabled (i.e. both RED and FED active)</p> <p>Reset type: SYSRSn</p> |

14.17.2.11 DBCTL2 Register (Offset = Dh) [Reset = 0000h]

DBCTL2 is shown in [Figure 14-103](#) and described in [Table 14-34](#).

Return to the [Summary Table](#).

Dead-Band Generator Control Register 2

Figure 14-103. DBCTL2 Register

| | | | | | | | |
|----------|----|----|----|----|---------------|---------------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | SHDWDBCTLMODE | LOADDBCTLMODE | |
| R-0-0h | | | | | R/W-0h | R/W-0h | |

Table 14-34. DBCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|--|
| 15-3 | RESERVED | R-0 | 0h | Reserved |
| 2 | SHDWDBCTLMODE | R/W | 0h | DBCTL Load Mode 0: Immediate mode - only the Active DBCTL register is used. All writes/reads via the CPU directly access the Active register. 1: Shadow mode - All writes and reads to bits [5:0] of the DBCTL register are shadowed. All other bits still access the active register. Reset type: SYSRSn |
| 1-0 | LOADDBCTLMODE | R/W | 0h | Active DBCTL Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode Reset type: SYSRSn |

14.17.2.12 AQCTL Register (Offset = 10h) [Reset = 0000h]

AQCTL is shown in [Figure 14-104](#) and described in [Table 14-35](#).

Return to the [Summary Table](#).

Action Qualifier Control Register

Figure 14-104. AQCTL Register

| | | | | | | | |
|----------|-------------|----------|-------------|-----------|-----------|-----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | LDAQBSYNC | | LDAQASYNC | |
| R-0-0h | | | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SHDWAQBMODE | RESERVED | SHDWAQAMODE | LDAQBMODE | LDAQAMODE | | |
| R-0-0h | R/W-0h | R-0-0h | R/W-0h | R/W-0h | R/W-0h | | |

Table 14-35. AQCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-10 | LDAQBSYNC | R/W | 0h | Shadow to Active AQCTLB Register Load on SYNC event 00: Shadow to Active Load of AQCTLB occurs according to LDAQBMODE 01: Shadow to Active Load of AQCTLB occurs both according to LDAQBMODE bits and when SYNC occurs. 10: Shadow to Active Load of AQCTLB occurs only when a SYNC is received. 11: Reserved Note: This bit is valid only if AQCTL[SHDWAQBMODE] = 1. Reset type: SYSRSn |
| 9-8 | LDAQASYNC | R/W | 0h | Shadow to Active AQCTLA Register Load on SYNC event 00: Shadow to Active Load of AQCTLA occurs according to LDAQAMODE 01: Shadow to Active Load of AQCTLA occurs both according to LDAQAMODE bits and when SYNC occurs. 10: Shadow to Active Load of AQCTLA occurs only when a SYNC is received. 11: Reserved Note: This bit is valid only if AQCTL[SHDWAQAMODE] = 1. Reset type: SYSRSn |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | SHDWAQBMODE | R/W | 0h | Action Qualifier B Register operating mode 1: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0: Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register. Reset type: SYSRSn |
| 5 | RESERVED | R-0 | 0h | Reserved |
| 4 | SHDWAQAMODE | R/W | 0h | Action Qualifier A Register operating mode 1: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0: Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register. Reset type: SYSRSn |

Table 14-35. AQCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | LDAQBMODE | R/W | 0h | Active Action Qualifier B Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn |
| 1-0 | LDAQAMODE | R/W | 0h | Active Action Qualifier A Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn |

14.17.2.13 AQTSRCSEL Register (Offset = 11h) [Reset = 0000h]

AQTSRCSEL is shown in Figure 14-105 and described in Table 14-36.

Return to the [Summary Table](#).

Action Qualifier Trigger Event Source Select Register

Figure 14-105. AQTSRCSEL Register

| | | | | | | | |
|----------|----|----|----|----|-------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| T2SEL | | | | | T1SEL | | |
| R/W-0h | | | | | | | |

Table 14-36. AQTSRCSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R-O | 0h | Reserved |
| 7-4 | T2SEL | R/W | 0h | T2 Event Source Select Bits 0000: DCAEVT1 0001: DCAEVT2 0010: DCBEVT1 0011: DCBEVT2 0100: TZ1 0101: TZ2 0110: TZ3 0111: EPWMxSYNCI 1000: DCEVTFILT Others: Reserved Reset type: SYSRSn |
| 3-0 | T1SEL | R/W | 0h | T1 Event Source Select Bits 0000: DCAEVT1 0001: DCAEVT2 0010: DCBEVT1 0011: DCBEVT2 0100: TZ1 0101: TZ2 0110: TZ3 0111: EPWMxSYNCI 1000: DCEVTFILT Others: Reserved Reset type: SYSRSn |

14.17.2.14 PCCTL Register (Offset = 14h) [Reset = 0000h]

PCCTL is shown in [Figure 14-106](#) and described in [Table 14-37](#).

Return to the [Summary Table](#).

PWM Chopper Control Register

Figure 14-106. PCCTL Register

| | | | | | | | |
|----------|----|----|---------|----|----|---------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | CHPDUTY | |
| R-0-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHPFREQ | | | OSHTWTH | | | CHPEN | |
| R/W-0h | | | R/W-0h | | | R/W-0h | |

Table 14-37. PCCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-11 | RESERVED | R-0 | 0h | Reserved |
| 10-8 | CHPDUTY | R/W | 0h | Chopping Clock Duty Cycle 000: Duty = 1/8 (12.5%) 001: Duty = 2/8 (25.0%) 010: Duty = 3/8 (37.5%) 011: Duty = 4/8 (50.0%) 100: Duty = 5/8 (62.5%) 101: Duty = 6/8 (75.0%) 110: Duty = 7/8 (87.5%) 111: Reserved Reset type: SYSRSn |
| 7-5 | CHPFREQ | R/W | 0h | Chopping Clock Frequency 000: Divide by 1 (no prescale, = 12.5 MHz at 100 MHz TBCLK) 001: Divide by 2 (6.25 MHz at 100 MHz TBCLK) 010: Divide by 3 (4.16 MHz at 100 MHz TBCLK) 011: Divide by 4 (3.12 MHz at 100 MHz TBCLK) 100: Divide by 5 (2.50 MHz at 100 MHz TBCLK) 101: Divide by 6 (2.08 MHz at 100 MHz TBCLK) 110: Divide by 7 (1.78 MHz at 100 MHz TBCLK) 111: Divide by 8 (1.56 MHz at 100 MHz TBCLK) Reset type: SYSRSn |
| 4-1 | OSHTWTH | R/W | 0h | One-Shot Pulse Width 0000: 1 x EPWMCLK / 8 wide (= 80 ns at 100 MHz EPWMCLK) 0001: 2 x EPWMCLK / 8 wide (= 160 ns at 100 MHz EPWMCLK) 0010: 3 x EPWMCLK / 8 wide (= 240 ns at 100 MHz EPWMCLK) 0011: 4 x EPWMCLK / 8 wide (= 320 ns at 100 MHz EPWMCLK) 0100: 5 x EPWMCLK / 8 wide (= 400 ns at 100 MHz EPWMCLK) 0101: 6 x EPWMCLK / 8 wide (= 480 ns at 100 MHz EPWMCLK) 0110: 7 x EPWMCLK / 8 wide (= 560 ns at 100 MHz EPWMCLK) 0111: 8 x EPWMCLK / 8 wide (= 640 ns at 100 MHz EPWMCLK) 1000: 9 x EPWMCLK / 8 wide (= 720 ns at 100 MHz EPWMCLK) 1001: 10 x EPWMCLK / 8 wide (= 800 ns at 100 MHz EPWMCLK) 1010: 11 x EPWMCLK / 8 wide (= 880 ns at 100 MHz EPWMCLK) 1011: 12 x EPWMCLK / 8 wide (= 960 ns at 100 MHz EPWMCLK) 1100: 13 x EPWMCLK / 8 wide (= 1040 ns at 100 MHz EPWMCLK) 1101: 14 x EPWMCLK / 8 wide (= 1120 ns at 100 MHz EPWMCLK) 1110: 15 x EPWMCLK / 8 wide (= 1200 ns at 100 MHz EPWMCLK) 1111: 16 x EPWMCLK / 8 wide (= 1280 ns at 100 MHz EPWMCLK) Reset type: SYSRSn |

Table 14-37. PCCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | CHPEN | R/W | 0h | PWM-Chopping Enable 0: Disable (bypass) PWM chopping function 1: Enable chopping function Reset type: SYSRSn |

14.17.2.15 VCAPCTL Register (Offset = 18h) [Reset = 0000h]

VCAPCTL is shown in [Figure 14-107](#) and described in [Table 14-38](#).

Return to the [Summary Table](#).

Valley Capture Control Register

Figure 14-107. VCAPCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|----------|----|---------|----------------|----|------------|--------|
| RESERVED | | | | EDGEFILTDLYSEL | | VDELAYDIV | |
| R-0-0h | | | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VDELAYDIV | RESERVED | | TRIGSEL | | | VCAPSTART | VCAP |
| R/W-0h | R-0-0h | | R/W-0h | | | R-0/W1S-0h | R/W-0h |

Table 14-38. VCAPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|---|
| 15-11 | RESERVED | R-0 | 0h | Reserved |
| 10 | EDGEFILTDLYSEL | R/W | 0h | Valley Switching Mode Delay Selection 0: No delay applied to the edge filter output 1: HWDELAYVAL delay applied to the edge filter output Reset type: SYSRSn |
| 9-7 | VDELAYDIV | R/W | 0h | Valley Delay Mode Divide Enable 000: HWVDELVAL = SWVDELVAL 001: HWVDELVAL = VCNTVAL+SWVDELVAL 010: HWVDELVAL = VCNTVAL>>1+SWVDELVAL 011: HWVDELVAL = VCNTVAL>>2+SWVDELVAL 100: HWVDELVAL = VCNTVAL>>4+SWVDELVAL Note: Delay value between the consecutive edge captures can optionally be divided by using these bits. Reset type: SYSRSn |
| 6-5 | RESERVED | R-0 | 0h | Reserved |
| 4-2 | TRIGSEL | R/W | 0h | Status of Numbered of Captured Events 000: Capture sequence is triggered by software via writes to VCAPCTL[VCAPSTART]. 001: Capture sequence is triggered by CNT_zero event. 010: Capture sequence is triggered by PRD_eq event. 011: Capture sequence is triggered by CNT_zero or PRD_eq event. 100: Capture sequence is triggered by DCAEVT1 event. 101: Capture sequence is triggered by DCAEVT2 event. 110: Capture sequence is triggered by DCBEVT1 event. 111: Capture sequence is triggered by DCBEVT2 event. Note: Valley capture sequence triggered by the selected event in this register field. Once the chosen event occurs the capture sequence is armed. Event captures occur based of the event chosen in DCFCTL[SRCSEL] register. Note: Same event may not be chosen in both DCFCTL[SRCSEL] and VCAPCTL[TRIGSEL] registers. Note: Once the chosen event in VCAPCTL[TRIGSEL] occurs, irrespective of the current capture status, capture sequence is retrigged. Reset type: SYSRSn |

Table 14-38. VCAPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | VCAPSTART | R-0/W1S | 0h | <p>Valley Capture Start</p> <p>0: Writing a 0 has no effect</p> <p>1: Trigger the capture sequence once if VCAPCTL[TRIGSEL]=0x0</p> <p>Note: This bit is used to start valley capture sequence through software. VCAPCTL[TRIGSEL] has to be chosen for software trigger for this bit to have any effect. Writing of 1 will result in one capture sequence trigger.</p> <p>Reset type: SYSRSn</p> |
| 0 | VCAPE | R/W | 0h | <p>Valley Capture Enable/Disable</p> <p>0: Disabled</p> <p>1: Enabled</p> <p>Reset type: SYSRSn</p> |

14.17.2.16 VCNTCFG Register (Offset = 19h) [Reset = 0000h]

VCNTCFG is shown in [Figure 14-108](#) and described in [Table 14-39](#).

Return to the [Summary Table](#).

Valley Counter Config Register

Figure 14-108. VCNTCFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------------|----------|----|----|-----------|----|---|---|
| STOPEDGESTS | RESERVED | | | STOPEDGE | | | |
| R-0h | R-0-0h | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STARTEDGESTS | RESERVED | | | STARTEDGE | | | |
| R-0h | R-0-0h | | | R/W-0h | | | |

Table 14-39. VCNTCFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|--|
| 15 | STOPEDGESTS | R | 0h | <p>Stop Edge Status Bit 0: Stop edge has not occurred 1: Stop edge occurred Note: This bit is set only after the trigger sequence is armed (upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]) and STOPEDGE occurs. Note: This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL] Reset type: SYSRSn</p> |
| 14-12 | RESERVED | R-0 | 0h | Reserved |
| 11-8 | STOPEDGE | R/W | 0h | <p>Counter Stop Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would stop counting upon the occurrence of chosen number of events thorough this bit field. Stop counting on occurrence of: 0000: Do not stop 0001 1st edge 0010: 2nd edge 0011: 3rd edge ... 1,1,1,1: 15th edge Reset type: SYSRSn</p> |
| 7 | STARTEDGESTS | R | 0h | <p>Start Edge Status Bit 0: Start edge has not occurred 1: Start edge occurred Note: This bit is set only after the trigger sequence is armed (upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]) and STARTEDGE occurs. Note: This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL] Reset type: SYSRSn</p> |
| 6-4 | RESERVED | R-0 | 0h | Reserved |

Table 14-39. VCNTCFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-0 | STARTEDGE | R/W | 0h | <p>Counter Start Edge Selection</p> <p>Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would start counting upon the occurrence of chosen number of events thorough this bit field. Start counting on occurrence of</p> <p>0000: Do not start 0001: 1st edge 0010: 2nd edge 0011: 3rd edge ... 1111: 15th edge</p> <p>Reset type: SYSRSn</p> |

14.17.2.17 HRCNFG Register (Offset = 20h) [Reset = 0000h]

HRCNFG is shown in [Figure 14-109](#) and described in [Table 14-40](#).

Return to the [Summary Table](#).

HRPWM Configuration Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Figure 14-109. HRCNFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|---------|---------|----------|----------|---------|---|
| RESERVED | RESERVED | | HRLOADB | CTLMODEB | EDGMODEB | | |
| R/W-0h | | R-0h | R/W-0h | R/W-0h | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWAPAB | AUTOCONV | SELOUTB | | HRLOAD | CTLMODE | EDGMODE | |
| R/W-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |

Table 14-40. HRCNFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-14 | RESERVED | R/W | 0h | Reserved |
| 13 | RESERVED | R-0 | 0h | Reserved |
| 12-11 | HRLOADB | R/W | 0h | Shadow Mode Bit Selects the time event that loads the CMPBHR shadow value into the active register. 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Reserved Reset type: SYSRSn |
| 10 | CTLMODEB | R/W | 0h | Control Mode Bits Selects the register (CMP/TBPRD or TBPHS) that controls the MEP: 0: CMPBHR(8) or TBPRDH(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) 1: TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode). Reset type: SYSRSn |
| 9-8 | EDGMODEB | R/W | 0h | Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: 00: HRPWM capability is disabled (default on reset) 01: MEP control of rising edge (CMPBHR) 10: MEP control of falling edge (CMPBHR) 11: MEP control of both edges (TBPHSHR or TBPRDH) Reset type: SYSRSn |
| 7 | SWAPAB | R/W | 0h | Swap ePWM A & B Output Signals This bit enables the swapping of the A & B signal outputs. The selection is as follows: 0: ePWMxA and ePWMxB outputs are unchanged. 1: ePWMxA signal appears on ePWMxB output and ePWMxB signal appears on ePWMxA output. Reset type: SYSRSn |

Table 14-40. HRCNFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 6 | AUTOCONV | R/W | 0h | <p>Auto Convert Delay Line Value</p> <p>Selects whether the fractional duty cycle/period/phase in the CMPAHR/TBPRDHR/TBPHSHR register is automatically scaled by the MEP scale factor in the HRMSTEP register or manually scaled by calculations in application software. The SFO library function automatically updates the HRMSTEP register with the appropriate MEP scale factor.</p> <p>0: Automatic HRMSTEP scaling is disabled. 1: Automatic HRMSTEP scaling is enabled.</p> <p>If application software is manually scaling the fractional duty cycle, or phase (i.e. software sets CMPAHR = (fraction(PWMduty * PWMperiod) * MEP Scale Factor)<<8 + 0x080 for duty cycle), then this mode must be disabled.</p> <p>Reset type: SYSRSn</p> |
| 5 | SELOUTB | R/W | 0h | <p>EPWMxB Output Select Bit</p> <p>This bit selects which signal is output on the ePWMxB channel output.</p> <p>The inversion will take the high resolution mode into account and the inverted signal will contain any high resolution modification. The inversion takes place as the last step in modifying the ePWMxB signal.</p> <p>0: ePWMxB output is normal. 1: ePWMxB output is inverted version of ePWMxA signal.</p> <p>Reset type: SYSRSn</p> |
| 4-3 | HRLOAD | R/W | 0h | <p>Shadow Mode Bit</p> <p>Selects the time event that loads the CMPAHR shadow value into the active register.</p> <p>00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Reserved</p> <p>Reset type: SYSRSn</p> |
| 2 | CTLMODE | R/W | 0h | <p>Control Mode Bits</p> <p>Selects the register (CMP/TBPRD or TBPHS) that controls the MEP:</p> <p>0: CMPAHR(8) or TBPRDHR(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) 1: TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode).</p> <p>Reset type: SYSRSn</p> |
| 1-0 | EDGMODE | R/W | 0h | <p>Edge Mode Bits</p> <p>Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic:</p> <p>00: HRPWM capability is disabled (default on reset) 01: MEP control of rising edge (CMPAHR) 10: MEP control of falling edge (CMPAHR) 11: MEP control of both edges (TBPHSHR or TBPRDHR)</p> <p>Reset type: SYSRSn</p> |

14.17.2.18 HRPWR Register (Offset = 21h) [Reset = 0000h]

HRPWR is shown in [Figure 14-110](#) and described in [Table 14-41](#).

Return to the [Summary Table](#).

HRPWM Power Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Figure 14-110. HRPWR Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|----------|----------|----------|----------|---|
| CALPWRON | | RESERVED | | | RESERVED | | |
| R/W-0h | | R-0-0h | | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | |
| R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |

Table 14-41. HRPWR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15 | CALPWRON | R/W | 0h | MEP Calibration Power Bits (only available on ePWM1) 0: Disables MEP calibration logic in the HRPWM and reduces power consumption. 1: Enables MEP calibration logic Reset type: SYSRSn |
| 14-10 | RESERVED | R-0 | 0h | Reserved |
| 9-6 | RESERVED | R/W | 0h | Reserved |
| 5 | RESERVED | R/W | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | RESERVED | R/W | 0h | Reserved |
| 1-0 | RESERVED | R/W | 0h | Reserved |

14.17.2.19 HRMSTEP Register (Offset = 26h) [Reset = 0000h]

HRMSTEP is shown in [Figure 14-111](#) and described in [Table 14-42](#).

Return to the [Summary Table](#).

HRPWM MEP Step Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

Figure 14-111. HRMSTEP Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HRMSTEP | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-42. HRMSTEP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7-0 | HRMSTEP | R/W | 0h | High Resolution MEP Step When auto-conversion is enabled (HRCNFG[AUTOCONV] = 1), This 8-bit field contains the MEP_ScaleFactor (number of MEP steps per coarse steps) used by the hardware to automatically convert the value in the CMPAHR, CMPBHR, DBFEDHR, DBREDHR , TBPHSHR, or TBPRDHR register to a scaled micro-edge delay on the high-resolution ePWM output. The value in this register is written by the SFO calibration software at the end of each calibration run. Reset type: SYSRSn |

14.17.2.20 HRCNFG2 Register (Offset = 27h) [Reset = 0000h]

HRCNFG2 is shown in [Figure 14-112](#) and described in [Table 14-43](#).

Return to the [Summary Table](#).

HRPWM Configuration 2 Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

Figure 14-112. HRCNFG2 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|------------|--------------|----|--------------|----|-----------|---|
| RESERVED | RESERVED | | | RESERVED | | | |
| R/W-0h | R-0/W1S-0h | | | R-0-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | CTLMODEDBFED | | CTLMODEDBRED | | EDGMODEDB | |
| R-0-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 14-43. HRCNFG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|---------|-------|---|
| 15 | RESERVED | R/W | 0h | Reserved |
| 14 | RESERVED | R-0/W1S | 0h | Reserved |
| 13-6 | RESERVED | R-0 | 0h | Reserved |
| 5-4 | CTLMODEDBFED | R/W | 0h | Shadow Mode Bit - selection should match DBCTL[LOADFEDMODE] Selects the time event that loads the DBFEDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01 Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10 Load on either CTR = Zero or CTR = PRD 11 Reserved Reset type: SYSRSn |
| 3-2 | CTLMODEDBRED | R/W | 0h | Shadow Mode Bit - selection should match DBCTL[LOADREDMODE] Selects the time event that loads the DBREDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01 Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10 Load on either CTR = Zero or CTR = PRD 11 Reserved Reset type: SYSRSn |
| 1-0 | EDGMODEDB | R/W | 0h | Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: 00 HRPWM capability is disabled (default on reset) 01 MEP control of rising edge (DBREDHR) 10 MEP control of falling edge (DBFEDHR) 11 MEP control of both edges (rising edge of DBREDHR or falling edge of DBFEDHR) Reset type: SYSRSn |

14.17.2.21 HRPCTL Register (Offset = 2Dh) [Reset = 0000h]

HRPCTL is shown in [Figure 14-113](#) and described in [Table 14-44](#).

Return to the [Summary Table](#).

High Resolution Period Control Register

Fields in this register related to HRPWM are only applicable on EPWM modules with HRPWM capabilities.

Figure 14-113. HRPCTL Register

| | | | | | | | |
|----------|-------------|----|----|----------|--------------|------------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PWMSYNCSELX | | | RESERVED | TBPHSHRLOADE | PWMSYNCSEL | HRPE |
| R-0-0h | R/W-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-44. HRPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|--|
| 15-7 | RESERVED | R-O | 0h | Reserved |
| 6-4 | PWMSYNCSELX | R/W | 0h | Extended selection bits for EPWMSYNCPER 000: EPWMSYNCPER is defined by PWMSYNCSEL -> default condition (compatible with previous EPWM versions) 001: Reserved 010: Reserved 011: Reserved 100: CTR = CMPC, Count direction Up 101: CTR = CMPC, Count direction Down 110: CTR = CMPD, Count direction Up 111: CTR = CMPD, Count direction Down Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | TBPHSHRLOADE | R/W | 0h | TBPHSHR Load Enable This bit allows you to synchronize ePWM modules with a high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event. This allows for multiple ePWM modules operating at the same frequency to be phase aligned with high-resolution. 0: Disables synchronization of high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event. 1: Synchronize the high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital comparator synchronization event. The phase is synchronized using the contents of the high-resolution phase TBPHSHR register. The TBCTL[PHSEN] bit which enables the loading of the TBCTR register with TBPHS register value on a SYNCIN or TBCTL[SWFSYNC] event works independently. However, users need to enable this bit also if they want to control phase in conjunction with the high-resolution period feature. This bit and the TBCTL[PHSEN] bit must be set to 1 when high-resolution period is enabled for up-down count mode even if TBPHSHR = 0x0000. This bit does not need to be set when only high-resolution duty is enabled. Reset type: SYSRSn |
| 1 | PWMSYNCSEL | R/W | 0h | PWMSYNC Source Select Bit: This bit selects the source for the EPWMSYNCPER signal that goes to the CMPSS and GPDAC: 0 CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 1 CTR = zero: Time-base counter equal to zero (TBCTR = 0x00) Reset type: SYSRSn |

Table 14-44. HRPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | HRPE | R/W | 0h | <p>High Resolution Period Enable Bit</p> <p>0: High resolution period feature disabled. In this mode the ePWM behaves as a Type 4 ePWM.</p> <p>1: High resolution period enabled. In this mode the HRPWM module can control high-resolution of both the duty and frequency. When high-resolution period is enabled, TBCTL[CTRMODE] = 0,1 (down-count mode) is not supported.</p> <p>Reset type: SYSRSn</p> |

14.17.2.22 TRREM Register (Offset = 2Eh) [Reset = 0000h]

TRREM is shown in [Figure 14-114](#) and described in [Table 14-45](#).

Return to the [Summary Table](#).

HRPWM High Resolution Remainder Register

This register is only accessible on EPWM modules with HRPWM capabilities.

Figure 14-114. TRREM Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | TRREM | |
| R-0-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRREM | | | | | | R/W-0h | |

Table 14-45. TRREM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-11 | RESERVED | R-0 | 0h | Reserved |
| 10-0 | TRREM | R/W | 0h | <p>HRPWM Remainder Bits: This 11-bit value keeps track of the remainder portion of the HRPWM algorithm calculations. This value keeps track of the remainder portion of the HRPWM hardware calculations.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The lower 8-bits of the TRREM register can be automatically initialized with the TBPHSHR value on a SYNCIN or TBCTL[SWFSYNC] event or DC event (if enabled). The user can also write a value with the CPU. 2. Priority of TRREM register updates: Sync (software or hardware) TBPHSHR copied to TRREM : Highest Priority HRPWM Hardware (updates TRREM register): Next priority CPU Write To TRREM Register: Lowest Priority 3. Bit 10 of TRREM register is not used in asymmetrical mode. This bit can be forced to zero. TRREM will be initialized to 0x0 and 0x100 in Up and Up-down modes respectively. <p>Asymmetrical Mode: $TRREM[7:0] = TBPHSHR[15:8]$ $TRREM[10,9,8] = 0,0,0$</p> <p>Symmetrical Mode: $TRREM[7:0] = TBPHSHR[15:8]$ $TRREM[10,9,8] = 0,0,1$</p> <p>Reset type: SYSRSn</p> |

14.17.2.23 GLDCTL Register (Offset = 34h) [Reset = 0000h]

GLDCTL is shown in [Figure 14-115](#) and described in [Table 14-46](#).

Return to the [Summary Table](#).

Global PWM Load Control Register

Figure 14-115. GLDCTL Register

| | | | | | | | |
|----------|----------|----------|---------|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | GLDCNT | | | GLDPRD | |
| R-0-0h | | | R-0h | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GLDPRD | RESERVED | OSHTMODE | GLDMODE | | | GLD | |
| R/W-0h | R-0-0h | R/W-0h | R/W-0h | | | R/W-0h | |

Table 14-46. GLDCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-13 | RESERVED | R-0 | 0h | Reserved |
| 12-10 | GLDCNT | R | 0h | Global Load Strobe Counter Register These bits indicate how many selected events have occurred: 000: No events 001: 1 event 010: 2 events 011: 3 events 100: 4 events 101: 5 events 110: 6 events 111: 7 events Reset type: SYSRSn |
| 9-7 | GLDPRD | R/W | 0h | Global Load Strobe Period Select Register These bits select how many selected events need to occur before a load strobe is generated 000: Disable counter 001: Generate strobe on GLDCNT = 001 (1st event) 010: Generate strobe on GLDCNT = 010 (2nd event) 011: Generate strobe on GLDCNT = 011 (3rd event) 100: Generate strobe on GLDCNT = 011 (4th event) 101: Generate strobe on GLDCNT = 001 (5th event) 110: Generate strobe on GLDCNT = 010 (6th event) 111: Generate strobe on GLDCNT = 011 (7th event) Reset type: SYSRSn |
| 6 | RESERVED | R-0 | 0h | Reserved |
| 5 | OSHTMODE | R/W | 0h | One Shot Load Mode Control Bit 0: One shot load mode is disabled and shadow to active loading happens continuously on all the chosen load strobes. 1: One shot mode is active. All load strobes are blocked until GLDCTL2[OSHTLD] is written with 1. Note: One Shot mode can only be used with global shadow to active load mode enabled (GLDCTL[GLD]=1) Reset type: SYSRSn |

Table 14-46. GLDCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 4-1 | GLDMODE | R/W | 0h | <p>Global Load Pulse selection for Shadow to Active Mode Reloads</p> <p>0000: Load on Counter = 0 (CNT_ZRO)</p> <p>0001: Load on Counter = Period (PRD_EQ)</p> <p>0010: Load on either Counter = 0, or Counter = Period</p> <p>0011: Load on SYNCCEVT - this is logical OR of DCAEVT1.sync, DCBEVT1.sync, EPWMxSYNC1 and TBCTL[SWFSYNC]</p> <p>0100: Load on SYNCCEVT or CNT_ZRO</p> <p>0101: Load on SYNCCEVT or PRD_EQ</p> <p>0110: Load on SYNCCEVT or CNT_ZRO or PRD_EQ</p> <p>1000: Reserved</p> <p>...</p> <p>1110: Reserved</p> <p>1111: Load on GLDCTL2[GFRCLD] write</p> <p>Reset type: SYSRSn</p> |
| 0 | GLD | R/W | 0h | <p>Global Shadow to Active Load Event Control</p> <p>0: Shadow to active reload for all shadowed registers happens as per the individual reload control bits specified (Compatible with previous EPWM versions).</p> <p>1: When set, all the shadow to active reload events are defined by GLDMODE bits in GLDCTL register. All the shadow registers use same reload pulse from shadow to active reloading. Individual LOADMODE bits are ignored.</p> <p>Reset type: SYSRSn</p> |

14.17.2.24 GLDCFG Register (Offset = 35h) [Reset = 0000h]

GLDCFG is shown in [Figure 14-116](#) and described in [Table 14-47](#).

Return to the [Summary Table](#).

Global PWM Load Config Register

Figure 14-116. GLDCFG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|-------------------|-------------------|--------|---------|--------------------|--------------------|-------------------|
| RESERVED | | | | AQCSFRC | AQCTLB_AQC TLB2 | AQCTLA_AQC TLA2 | |
| R-0-0h | | | | R/W-0h | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DBCTL | DBFED_DBFE DHR | DBRED_DBRE DHR | CMPD | CMPC | CMPB_CMPBH R | CMPA_CMPAH R | TBPRD_TBPR DHR |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-47. GLDCFG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|---|
| 15-11 | RESERVED | R-0 | 0h | Reserved |
| 10 | AQCSFRC | R/W | 0h | Global load event configuration for AQCSFRC 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 9 | AQCTLB_AQCTLB2 | R/W | 0h | Global load event configuration for AQCTLB_AQCTLB2 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 8 | AQCTLA_AQCTLA2 | R/W | 0h | Global load event configuration for AQCTLA_AQCTLA2 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 7 | DBCTL | R/W | 0h | Global load event configuration for DBCTL 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 6 | DBFED_DBFEDHR | R/W | 0h | Global load event configuration for DBFED_DBFEDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 5 | DBRED_DBREDHR | R/W | 0h | Global load event configuration for DBRED_DBREDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |

Table 14-47. GLDCFG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|--|
| 4 | CMPD | R/W | 0h | Global load event configuration for CMPD 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 3 | CMPC | R/W | 0h | Global load event configuration for CMPC 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 2 | CMPB_CMPBHR | R/W | 0h | Global load event configuration for CMPB_CMPBHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 1 | CMPA_CMPAHR | R/W | 0h | Global load event configuration for CMPA_CMPAHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |
| 0 | TBPRD_TBPRDHR | R/W | 0h | Global load event configuration for TBPRD_TBPRDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn |

14.17.2.25 EPWMXLINK Register (Offset = 38h) [Reset = 000XXXXXh]

EPWMXLINK is shown in [Figure 14-117](#) and described in [Table 14-48](#).

[Return to the Summary Table.](#)

EPWMX Link Register

This register controls which EPWMs are linked to other EPWM modules. The default reset value will vary for each module. The reset value will link each EPWM module to itself to prevent unintentional linking of modules.

Figure 14-117. EPWMXLINK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|----|----|----|----------|----|----|----|----------|----|----|----|-----------|----|----|----|
| GLDCTL2LINK | | | | RESERVED | | | | | | | | CMPDLINK | | | |
| R/W-0h | | | | R-0-0h | | | | | | | | R/W-X | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPCLINK | | | | CMPBLINK | | | | CMPALINK | | | | TBPRDLINK | | | |
| R/W-X | | | | R/W-X | | | | R/W-X | | | | R/W-X | | | |

Table 14-48. EPWMXLINK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 31-28 | GLDCTL2LINK | R/W | 0h | GLDCTL2 Link Bits Writes to the GLDCTL2 registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's GLDCTL2 registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn |
| 27-20 | RESERVED | R-0 | 0h | Reserved |
| 19-16 | CMPDLINK | R/W | X | CMPD Link Bits Writes to the CMPD registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPD registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn |
| 15-12 | CMPCLINK | R/W | X | CMPC Link Bits Writes to the CMPC registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPC registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn |
| 11-8 | CMPBLINK | R/W | X | CMPB_CMPBHR Link Bits Writes to the CMPB_CMPBHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPB_CMPBHR registers. 0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn |

Table 14-48. EPWMXLINK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 7-4 | CMPALINK | R/W | X | <p>CMPA_CMPAHR Link Bits</p> <p>Writes to the CMPA_CMPAHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPA_CMPAHR registers.</p> <p>0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn</p> |
| 3-0 | TBPRDLINK | R/W | X | <p>TBPRD_TBPRDH Link Bits</p> <p>Writes to the TBPRD:TBPRDH registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's TBPRD_TBPRDH registers.</p> <p>0000: ePWM1 0001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn</p> |

14.17.2.26 AQCTLA Register (Offset = 40h) [Reset = 0000h]

AQCTLA is shown in [Figure 14-118](#) and described in [Table 14-49](#).

Return to the [Summary Table](#).

Action Qualifier Control Register For Output A

Figure 14-118. AQCTLA Register

| | | | | | | | |
|----------|--------|----|--------|--------|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | CBD | CBU | | |
| R-0-0h | | | | R/W-0h | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CAD | CAU | | PRD | ZRO | | | |
| R/W-0h | R/W-0h | | R/W-0h | R/W-0h | | | |

Table 14-49. AQCTLA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-10 | CBD | R/W | 0h | Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 9-8 | CBU | R/W | 0h | Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 7-6 | CAD | R/W | 0h | Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 5-4 | CAU | R/W | 0h | Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |

Table 14-49. AQCTLA Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-2 | PRD | R/W | 0h | Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 1-0 | ZRO | R/W | 0h | Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |

14.17.2.27 AQCTLA2 Register (Offset = 41h) [Reset = 0000h]

AQCTLA2 is shown in [Figure 14-119](#) and described in [Table 14-50](#).

Return to the [Summary Table](#).

Additional Action Qualifier Control Register For Output A

Figure 14-119. AQCTLA2 Register

| | | | | | | | |
|----------|----|--------|----|--------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| T2D | | T2U | | T1D | | T1U | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 14-50. AQCTLA2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R-O | 0h | Reserved |
| 7-6 | T2D | R/W | 0h | Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 5-4 | T2U | R/W | 0h | Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 3-2 | T1D | R/W | 0h | Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 1-0 | T1U | R/W | 0h | Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |

14.17.2.28 AQCTLB Register (Offset = 42h) [Reset = 0000h]

AQCTLB is shown in [Figure 14-120](#) and described in [Table 14-51](#).

Return to the [Summary Table](#).

Action Qualifier Control Register For Output B

Figure 14-120. AQCTLB Register

| | | | | | | | |
|----------|--------|----|--------|--------|--------|---|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | CBD | CBU | | |
| R-0-0h | | | | R/W-0h | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CAD | CAU | | PRD | ZRO | | | R/W-0h |
| R/W-0h | R/W-0h | | R/W-0h | R/W-0h | | | R/W-0h |

Table 14-51. AQCTLB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-10 | CBD | R/W | 0h | Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 9-8 | CBU | R/W | 0h | Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 7-6 | CAD | R/W | 0h | Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 5-4 | CAU | R/W | 0h | Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |

Table 14-51. AQCTLB Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-2 | PRD | R/W | 0h | Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 1-0 | ZRO | R/W | 0h | Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |

14.17.2.29 AQCTLB2 Register (Offset = 43h) [Reset = 0000h]

AQCTLB2 is shown in [Figure 14-121](#) and described in [Table 14-52](#).

Return to the [Summary Table](#).

Additional Action Qualifier Control Register For Output B

Figure 14-121. AQCTLB2 Register

| | | | | | | | |
|----------|--------|----|--------|----|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| T2D | T2U | | T1D | | T1U | | |
| R/W-0h | R/W-0h | | R/W-0h | | R/W-0h | | |

Table 14-52. AQCTLB2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R-O | 0h | Reserved |
| 7-6 | T2D | R/W | 0h | Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 5-4 | T2U | R/W | 0h | Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 3-2 | T1D | R/W | 0h | Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |
| 1-0 | T1U | R/W | 0h | Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn |

14.17.2.30 AQSFRC Register (Offset = 47h) [Reset = 0000h]

AQSFRC is shown in [Figure 14-122](#) and described in [Table 14-53](#).

Return to the [Summary Table](#).

Action Qualifier Software Force Register

Figure 14-122. AQSFRC Register

| | | | | | | | |
|----------|-------------------|--------|----|------------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RLDCSF | OTSF _B | ACTSFB | | OTSFA | | ACTSFA | |
| R/W-0h | R-0/W1S-0h | R/W-0h | | R-0/W1S-0h | | R/W-0h | |

Table 14-53. AQSFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|---------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7-6 | RLDCSF | R/W | 0h | AQCSFRC Active Register Reload From Shadow Options 00: Load on time-base counter equals zero 01: Load on time-base counter equals period 10: Load on time-base counter equals zero or counter equals period 11: Load immediately (the active register is directly accessed by the CPU and is not loaded from the shadow register). Reset type: SYSRSn |
| 5 | OTSF _B | R-0/W1S | 0h | One-Time Software Forced Event on Output B 0: Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete (i.e., a forced event is initiated.). This is a one-shot forced event. It can be overridden by another subsequent event on output B. 1: Initiates a single software forced event Reset type: SYSRSn |
| 4-3 | ACTSFB | R/W | 0h | Action When One-Time Software Force B is Invoked 00: Does nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Note: This action is not qualified by counter direction (CNT_dir) Reset type: SYSRSn |
| 2 | OTSFA | R-0/W1S | 0h | One-Time Software Forced Event on Output A 0: Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete (i.e., a forced event is initiated). This is a one-shot forced event. It can be overridden by another subsequent event on output A. 1: Initiates a single software forced event Reset type: SYSRSn |
| 1-0 | ACTSFA | R/W | 0h | Action When One-Time Software Force A Is Invoked 00: Does nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Note: This action is not qualified by counter direction (CNT_dir) Reset type: SYSRSn |

14.17.2.31 AQCSFRC Register (Offset = 49h) [Reset = 0000h]

AQCSFRC is shown in [Figure 14-123](#) and described in [Table 14-54](#).

Return to the [Summary Table](#).

Action Qualifier Continuous S/W Force Register

Figure 14-123. AQCSFRC Register

| | | | | | | | |
|----------|----|----|----|--------|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | CSFB | CSFA | | |
| R-0-0h | | | | R/W-0h | R/W-0h | | |

Table 14-54. AQCSFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-O | 0h | Reserved |
| 3-2 | CSFB | R/W | 0h | <p>Continuous Software Force on Output B</p> <p>In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. To configure shadow mode, use AQSFRC[RLDCSF].</p> <p>00: Software forcing is disabled and has no effect</p> <p>01: Forces a continuous low on output B</p> <p>10: Forces a continuous high on output B</p> <p>11: Software forcing is disabled and has no effect</p> <p>Reset type: SYSRSn</p> |
| 1-0 | CSFA | R/W | 0h | <p>Continuous Software Force on Output A</p> <p>In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register.</p> <p>00: Software forcing is disabled and has no effect</p> <p>01: Forces a continuous low on output A</p> <p>10: Forces a continuous high on output A</p> <p>11: Software forcing is disabled and has no effect</p> <p>Reset type: SYSRSn</p> |

14.17.2.32 DBREDHR Register (Offset = 50h) [Reset = 0000h]

DBREDHR is shown in [Figure 14-124](#) and described in [Table 14-55](#).

Return to the [Summary Table](#).

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register

Figure 14-124. DBREDHR Register

| | | | | | | | |
|----------|----|----|----|----|----|---|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DBREDHR | | | | | | | RESERVED |
| R/W-0h | | | | | | | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | RESERVED |
| R-0h | | | | | | | R-0h |

Table 14-55. DBREDHR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-9 | DBREDHR | R/W | 0h | Dead Band Rising Edge Delay High Resolution Bits Reset type: SYSRSn |
| 8 | RESERVED | R | 0h | Reserved |
| 7-1 | RESERVED | R | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

14.17.2.33 DBRED Register (Offset = 51h) [Reset = 0000h]

DBRED is shown in [Figure 14-125](#) and described in [Table 14-56](#).

Return to the [Summary Table](#).

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register

Figure 14-125. DBRED Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----|----|--------|--------|----|---|---|
| RESERVED | | | | DBRED | | | |
| R-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | DBRED | | | | |
| | | | R/W-0h | | | | |

Table 14-56. DBRED Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13-0 | DBRED | R/W | 0h | Rising edge delay value Reset type: SYSRSn |

14.17.2.34 DBFEDHR Register (Offset = 52h) [Reset = 0000h]

DBFEDHR is shown in [Figure 14-126](#) and described in [Table 14-57](#).

Return to the [Summary Table](#).

Dead-Band Generator Falling Edge Delay High Resolution Register

Figure 14-126. DBFEDHR Register

| | | | | | | | |
|----------|----|----|----|----|----|---|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DBFEDHR | | | | | | | RESERVED |
| R/W-0h | | | | | | | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | RESERVED |
| R-0h | | | | | | | R-0h |

Table 14-57. DBFEDHR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-9 | DBFEDHR | R/W | 0h | Dead Band Falling Edge Delay High Resolution Bits Reset type: SYSRSn |
| 8 | RESERVED | R | 0h | Reserved |
| 7-1 | RESERVED | R | 0h | Reserved |
| 0 | RESERVED | R | 0h | Reserved |

14.17.2.35 DBFED Register (Offset = 53h) [Reset = 0000h]

DBFED is shown in [Figure 14-127](#) and described in [Table 14-58](#).

Return to the [Summary Table](#).

Dead-Band Generator Falling Edge Delay Count Register

Figure 14-127. DBFED Register

| | | | | | | | |
|----------|----|----|--------|--------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DBFED | | | |
| R-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | DBFED | | | | |
| | | | R/W-0h | | | | |

Table 14-58. DBFED Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13-0 | DBFED | R/W | 0h | Falling Edge Delay Count 14-bit counter Reset type: SYSRSn |

14.17.2.36 TBPHS Register (Offset = 60h) [Reset = 00000000h]

TBPHS is shown in [Figure 14-128](#) and described in [Table 14-59](#).

Return to the [Summary Table](#).

Time Base Phase High

Figure 14-128. TBPHS Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TBPHS | | | | | | | | | | | | | | | TBPHSHR | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | | |

Table 14-59. TBPHS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------|------|-------|---|
| 31-16 | TBPHS | R/W | 0h | <p>Phase Offset Register These bits set time-base counter phase of the selected ePWM relative to the time-base that is supplying the synchronization input signal.</p> <ul style="list-style-type: none"> - If TBCTL[PHSEN] = 0, then the synchronization event is ignored and the time-base counter is not loaded with the phase. - If TBCTL[PHSEN] = 1, then the time-base counter (TBCTR) will be loaded with the phase (TBPHS) when a synchronization event occurs. The synchronization event can be initiated by the input synchronization signal (EPWMxSYNCl) or by a software forced synchronization. <p>Reset type: SYSRSn</p> |
| 15-0 | TBPHSHR | R/W | 0h | <p>Phase Offset (High Resolution) Register. TBPHSHR must not be used. Instead TRREM (HRPWM remainder register) must be used to mimic the functionality of TBPHSHR. The lower 8 bits in this register are ignored - writes are ignored and reads return zero</p> <p>Reset type: SYSRSn</p> |

14.17.2.37 TBPRDHR Register (Offset = 62h) [Reset = 0000h]

TBPRDHR is shown in [Figure 14-129](#) and described in [Table 14-60](#).

Return to the [Summary Table](#).

Time Base Period High Resolution Register

Figure 14-129. TBPRDHR Register

| | | | | | | | |
|---------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TBPRDHR | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TBPRDHR | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-60. TBPRDHR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 15-0 | TBPRDHR | R/W | 0h | <p>Period High Resolution Bits</p> <p>The upper 8-bits contain the high-resolution portion of the period value. The TBPRDHR register is not affected by the TBCTL[PRDLD] bit. Reads from this register always reflect the shadow register. Likewise writes are also to the shadow register. The TBPRDHR register is only used when the high resolution period feature is enabled. This register is only available with ePWM modules which support high-resolution period control.</p> <p>The lower 8 bits in this register are ignored - writes are ignored and reads return zero</p> <p>Reset type: SYSRSn</p> |

14.17.2.38 TBPRD Register (Offset = 63h) [Reset = 0000h]

TBPRD is shown in [Figure 14-130](#) and described in [Table 14-61](#).

Return to the [Summary Table](#).

Time Base Period Register

Figure 14-130. TBPRD Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TBPRD | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TBPRD | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-61. TBPRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | TBPRD | R/W | 0h | <p>Time Base Period Register</p> <p>These bits determine the period of the time-base counter. This sets the PWM frequency. Shadowing of this register is enabled and disabled by the TBCTL[PRDLD] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If TBCTL[PRDLD] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals zero. - If TBCTL[PRDLD] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - The active and shadow registers share the same memory map address. <p>Reset type: SYSRSn</p> |

14.17.2.39 CMPA Register (Offset = 6Ah) [Reset = 00000000h]

CMPA is shown in [Figure 14-131](#) and described in [Table 14-62](#).

Return to the [Summary Table](#).

Counter Compare A Register

Figure 14-131. CMPA Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPA | | | | | | | | | | | | | | | CMPAHR | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | | |

Table 14-62. CMPA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|--|
| 31-16 | CMPA | R/W | 0h | <p>Compare A Register</p> <p>The value in the active CMPA register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare A' event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions.</p> <p>These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> - Do nothing the event is ignored. - Clear: Pull the EPWMxA and/or EPWMxB signal low - Set: Pull the EPWMxA and/or EPWMxB signal high - Toggle the EPWMxA and/or EPWMxB signal <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register. - Before a write, the CMPCTL[SHDWAFULL] bit can be read to determine if the shadow register is currently full. - If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address. <p>Reset type: SYSRSn</p> |
| 15-0 | CMPAHR | R/W | 0h | <p>Compare A HRPWM Extension Register</p> <p>The UPPER 8-bits contain the high-resolution portion (most significant 8-bits) of the counter-compare A value. CMPA:CMPAHR can be accessed in a single 32-bit read/write. Shadowing is enabled and disabled by the CMPCTL[SHDWAMODE] bit as described for the CMPA register.</p> <p>The lower 8 bits in this register are ignored</p> <p>Reset type: SYSRSn</p> |

14.17.2.40 CMPB Register (Offset = 6Ch) [Reset = 00000000h]

CMPB is shown in [Figure 14-132](#) and described in [Table 14-63](#).

Return to the [Summary Table](#).

Compare B Register

Figure 14-132. CMPB Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPB | | | | | | | | | | | | | | | | CMPBHR | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 14-63. CMPB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|--|
| 31-16 | CMPB | R/W | 0h | <p>Compare B Register</p> <p>The value in the active CMPB register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare B' event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions.</p> <p>These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> - Do nothing the event is ignored. - Clear: Pull the EPWMxA and/or EPWMxB signal low - Set: Pull the EPWMxA and/or EPWMxB signal high - Toggle the EPWMxA and/or EPWMxB signal <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWBMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL[SHDWBMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADBMODE] bit field determines which event will load the active register from the shadow register. - Before a write, the CMPCTL[SHDWBFULL] bit can be read to determine if the shadow register is currently full. - If CMPCTL[SHDWBMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address. <p>Reset type: SYSRSn</p> |
| 15-0 | CMPBHR | R/W | 0h | <p>Compare B High Resolution Bits</p> <p>The lower 8 bits in this register are ignored</p> <p>Reset type: SYSRSn</p> |

14.17.2.41 CMPC Register (Offset = 6Fh) [Reset = 0000h]

CMPC is shown in [Figure 14-133](#) and described in [Table 14-64](#).

Return to the [Summary Table](#).

Counter Compare C Register

LINK feature access should always be 16-bit

Figure 14-133. CMPC Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CMPC | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPC | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-64. CMPC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 15-0 | CMPC | R/W | 0h | <p>Compare C Register</p> <p>The value in the active CMPC register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare C' event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL2[SHDWCMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADCMODE] bit field determines which event will load the active register from the shadow register: - If CMPCTL2[SHDWCMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address. <p>Reset type: SYSRSn</p> |

14.17.2.42 CMPD Register (Offset = 71h) [Reset = 0000h]

CMPD is shown in [Figure 14-134](#) and described in [Table 14-65](#).

Return to the [Summary Table](#).

Counter Compare D Register

LINK feature access should always be 16-bit

Figure 14-134. CMPD Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CMPD | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMPD | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-65. CMPD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 15-0 | CMPD | R/W | 0h | <p>Compare D Register</p> <p>The value in the active CMPD register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare D' event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWDMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If CMPCTL2[SHDWDMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADDMODE] bit field determines which event will load the active register from the shadow register: - If CMPCTL2[SHDWDMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware. - In either mode, the active and shadow registers share the same memory map address. <p>Reset type: SYSRSn</p> |

14.17.2.43 GLDCTL2 Register (Offset = 74h) [Reset = 0000h]

GLDCTL2 is shown in [Figure 14-135](#) and described in [Table 14-66](#).

Return to the [Summary Table](#).

Global PWM Load Control Register 2

Figure 14-135. GLDCTL2 Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | GFRCLD | OSHTLD |
| R-0-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 14-66. GLDCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|--|
| 15-2 | RESERVED | R-0 | 0h | Reserved |
| 1 | GFRCLD | R-0/W1S | 0h | Force Load Event in One Shot Mode 0: Writing of 0 will be ignored. Always reads back a 0. 1: Force one load event at the input of the event pre-scale counter. This bit is intended to be used for testing and/or software force loading of the events in global load mode. Reset type: SYSRSn |
| 0 | OSHTLD | R-0/W1S | 0h | Enable Reload Event in One Shot Mode 0: Writing of 0 will be ignored. Always reads back a 0. 1: Turns the one shot latch condition ON. Upon occurrence of a chosen load strobe, one shadow to active reload occurs and the latch will be cleared. Hence writing 1 to this bit would allow one load strobe event to pass through and block further strobe events. Reset type: SYSRSn |

14.17.2.44 SWVDELVAL Register (Offset = 77h) [Reset = 0000h]

SWVDELVAL is shown in Figure 14-136 and described in Table 14-67.

Return to the [Summary Table](#).

Software Valley Mode Delay Register

Figure 14-136. SWVDELVAL Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SWVDELVAL | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWVDELVAL | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-67. SWVDELVAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 15-0 | SWVDELVAL | R/W | 0h | Software Valley Delay Value Register This register can be optionally used define offset value for the hardware calculated delay HWDELAYVAL as defined in VCAPCTL[VDELAYDIV] bits. Reset type: SYSRSn |

14.17.2.45 TZSEL Register (Offset = 80h) [Reset = 0000h]

TZSEL is shown in [Figure 14-137](#) and described in [Table 14-68](#).

[Return to the Summary Table.](#)

Trip Zone Select Register

Figure 14-137. TZSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|---------|--------|--------|--------|--------|--------|--------|
| DCBEVT1 | DCAEVT1 | OSHT6 | OSHT5 | OSHT4 | OSHT3 | OSHT2 | OSHT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT2 | DCAEVT2 | CBC6 | CBC5 | CBC4 | CBC3 | CBC2 | CBC1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-68. TZSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|--|
| 15 | DCBEVT1 | R/W | 0h | Digital Compare Output B Event 1 Select 0: Disable DCBEVT1 as one-shot-trip source for this ePWM module. 1: Enable DCBEVT1 as one-shot-trip source for this ePWM module. Reset type: SYSRSn |
| 14 | DCAEVT1 | R/W | 0h | Digital Compare Output A Event 1 Select 0: Disable DCAEVT1 as one-shot-trip source for this ePWM module. 1: Enable DCAEVT1 as one-shot-trip source for this ePWM module. Reset type: SYSRSn |
| 13 | OSHT6 | R/W | 0h | Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a one-shot trip source for this ePWM module 1: Enable TZ6 as a one-shot trip source for this ePWM module Reset type: SYSRSn |
| 12 | OSHT5 | R/W | 0h | Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a one-shot trip source for this ePWM module 1: Enable TZ5 as a one-shot trip source for this ePWM module Reset type: SYSRSn |
| 11 | OSHT4 | R/W | 0h | Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a one-shot trip source for this ePWM module 1: Enable TZ4 as a one-shot trip source for this ePWM module Reset type: SYSRSn |
| 10 | OSHT3 | R/W | 0h | Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a one-shot trip source for this ePWM module 1: Enable TZ3 as a one-shot trip source for this ePWM module Reset type: SYSRSn |
| 9 | OSHT2 | R/W | 0h | Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a one-shot trip source for this ePWM module 1: Enable TZ2 as a one-shot trip source for this ePWM module Reset type: SYSRSn |
| 8 | OSHT1 | R/W | 0h | Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a one-shot trip source for this ePWM module 1: Enable TZ1 as a one-shot trip source for this ePWM module Reset type: SYSRSn |
| 7 | DCBEVT2 | R/W | 0h | Digital Compare Output B Event 2 Select 0: Disable DCBEVT2 as a CBC trip source for this ePWM module 1: Enable DCBEVT2 as a CBC trip source for this ePWM module Reset type: SYSRSn |

Table 14-68. TZSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|--|
| 6 | DCAEVT2 | R/W | 0h | Digital Compare Output A Event 2 Select 0: Disable DCAEVT2 as a CBC trip source for this ePWM module 1: Enable DCAEVT2 as a CBC trip source for this ePWM module Reset type: SYSRSn |
| 5 | CBC6 | R/W | 0h | Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a CBC trip source for this ePWM module 1: Enable TZ6 as a CBC trip source for this ePWM module Reset type: SYSRSn |
| 4 | CBC5 | R/W | 0h | Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a CBC trip source for this ePWM module 1: Enable TZ5 as a CBC trip source for this ePWM module Reset type: SYSRSn |
| 3 | CBC4 | R/W | 0h | Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a CBC trip source for this ePWM module 1: Enable TZ4 as a CBC trip source for this ePWM module Reset type: SYSRSn |
| 2 | CBC3 | R/W | 0h | Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a CBC trip source for this ePWM module 1: Enable TZ3 as a CBC trip source for this ePWM module Reset type: SYSRSn |
| 1 | CBC2 | R/W | 0h | Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a CBC trip source for this ePWM module 1: Enable TZ2 as a CBC trip source for this ePWM module Reset type: SYSRSn |
| 0 | CBC1 | R/W | 0h | Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a CBC trip source for this ePWM module 1: Enable TZ1 as a CBC trip source for this ePWM module Reset type: SYSRSn |

14.17.2.46 TZDCSEL Register (Offset = 82h) [Reset = 0000h]

TZDCSEL is shown in [Figure 14-138](#) and described in [Table 14-69](#).

Return to the [Summary Table](#).

Trip Zone Digital Comparator Select Register

Figure 14-138. TZDCSEL Register

| | | | | | | | |
|----------|----|---------|----|----|---------|---------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | DCBEVT2 | DCBEVT1 | |
| R-0-0h | | | | | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT1 | | DCAEVT2 | | | DCAEVT1 | | |
| R/W-0h | | R/W-0h | | | R/W-0h | | |

Table 14-69. TZDCSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-9 | DCBEVT2 | R/W | 0h | Digital Compare Output B Event 2 Selection 000: Event disabled 001: DCBH = low, DCBL = don't care 010: DCBH = high, DCBL = don't care 011: DCBL = low, DCBH = don't care 100: DCBL = high, DCBH = don't care 101: DCBL = high, DCBH = low 110: Reserved 111: Reserved Reset type: SYSRSn |
| 8-6 | DCBEVT1 | R/W | 0h | Digital Compare Output B Event 1 Selection 000: Event disabled 001: DCBH = low, DCBL = don't care 010: DCBH = high, DCBL = don't care 011: DCBL = low, DCBH = don't care 100: DCBL = high, DCBH = don't care 101: DCBL = high, DCBH = low 110: Reserved 111: Reserved Reset type: SYSRSn |
| 5-3 | DCAEVT2 | R/W | 0h | Digital Compare Output A Event 2 Selection 000: Event disabled 001: DCAH = low, DCAL = don't care 010: DCAH = high, DCAL = don't care 011: DCAL = low, DCAH = don't care 100: DCAL = high, DCAH = don't care 101: DCAL = high, DCAH = low 110: Reserved 111: Reserved Reset type: SYSRSn |
| 2-0 | DCAEVT1 | R/W | 0h | Digital Compare Output A Event 1 Selection 000: Event disabled 001: DCAH = low, DCAL = don't care 010: DCAH = high, DCAL = don't care 011: DCAL = low, DCAH = don't care 100: DCAL = high, DCAH = don't care 101: DCAL = high, DCAH = low 110: Reserved 111: Reserved Reset type: SYSRSn |

14.17.2.47 TZCTL Register (Offset = 84h) [Reset = 0000h]

TZCTL is shown in [Figure 14-139](#) and described in [Table 14-70](#).

Return to the [Summary Table](#).

Trip Zone Control Register

Figure 14-139. TZCTL Register

| | | | | | | | |
|----------|---------|----|----|---------|---------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DCBEVT2 | DCBEVT1 | | |
| R-0-0h | | | | R/W-0h | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCAEVT2 | DCAEVT1 | | | TZB | TZA | | |
| R/W-0h | R/W-0h | | | R/W-0h | R/W-0h | | |

Table 14-70. TZCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-10 | DCBEVT2 | R/W | 0h | Digital Compare Output B Event 2 Action On EPWMxB 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state. 10: Force EPWMxB to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 9-8 | DCBEVT1 | R/W | 0h | Digital Compare Output B Event 1 Action On EPWMxB 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state. 10: Force EPWMxB to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 7-6 | DCAEVT2 | R/W | 0h | Digital Compare Output A Event 2 Action On EPWMxA 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state. 10: Force EPWMxA to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 5-4 | DCAEVT1 | R/W | 0h | Digital Compare Output A Event 1 Action On EPWMxA 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state. 10: Force EPWMxA to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 3-2 | TZB | R/W | 0h | TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2Trip Action On EPWMxB When a trip event occurs the following action is taken on output EPWMxB. Which trip-zone pins can cause an event is defined in the TZSEL register. 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state 10: Force EPWMxB to a low state 11: Do nothing, no action is taken on EPWMxB. Reset type: SYSRSn |

Table 14-70. TZCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1-0 | TZA | R/W | 0h | <p>TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA</p> <p>When a trip event occurs the following action is taken on output EPWMxA. Which trip-zone pins can cause an event is defined in the TZSEL register.</p> <p>00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state 10: Force EPWMxA to a low state 11: Do nothing, no action is taken on EPWMxA.</p> <p>Reset type: SYSRSn</p> |

14.17.2.48 TZCTL2 Register (Offset = 85h) [Reset = 0000h]

TZCTL2 is shown in [Figure 14-140](#) and described in [Table 14-71](#).

Return to the [Summary Table](#).

Additional Trip Zone Control Register

Figure 14-140. TZCTL2 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|----|----------|----|----|--------|---|--------|
| ETZE | | RESERVED | | | TZBD | | TZBU |
| R/W-0h | | R-0-0h | | | R/W-0h | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TZBU | | TZAD | | | TZAU | | |
| R/W-0h | | R/W-0h | | | R/W-0h | | |

Table 14-71. TZCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15 | ETZE | R/W | 0h | TZCTL2 Enable 0: Use trip action from TZCTL (legacy EPWM compatibility) 1: Use trip action defined in TZCTL2, TZCTLDCA and TZCTLDCB. Settings in TZCTL are ignored Reset type: SYSRSn |
| 14-12 | RESERVED | R-0 | 0h | Reserved |
| 11-9 | TZBD | R/W | 0h | TZ1 to TZ6 Trip Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 8-6 | TZBU | R/W | 0h | TZ1 to TZ6, DCAEV1/2, DCBEVT1/2 Trip Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 5-3 | TZAD | R/W | 0h | TZ1 to TZ6, DCAEV1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |

Table 14-71. TZCTL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2-0 | TZAU | R/W | 0h | <p>TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is UP</p> <p>000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled</p> <p>Reset type: SYSRSn</p> |

14.17.2.49 TZCTLDA Register (Offset = 86h) [Reset = 0000h]

TZCTLDA is shown in [Figure 14-141](#) and described in [Table 14-72](#).

Return to the [Summary Table](#).

Trip Zone Control Register Digital Compare A

Figure 14-141. TZCTLDA Register

| | | | | | | | |
|----------|----------|----|----|----------|----------|---|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | DCAEVT2D | | | DCAEVT2U |
| R-0-0h | | | | R/W-0h | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCAEVT2U | DCAEVT1D | | | | DCAEVT1U | | |
| R/W-0h | R/W-0h | | | | R/W-0h | | |

Table 14-72. TZCTLDA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-9 | DCAEVT2D | R/W | 0h | Digital Compare Output A Event 2 Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 8-6 | DCAEVT2U | R/W | 0h | Digital Compare Output A Event 2 Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 5-3 | DCAEVT1D | R/W | 0h | Digital Compare Output A Event 1 Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |

Table 14-72. TZCTLDC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 2-0 | DCAEVT1U | R/W | 0h | <p>Digital Compare Output A Event 1 Action On EPWMxA while Count direction is UP</p> <p>000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled</p> <p>Reset type: SYSRSn</p> |

14.17.2.50 TZCTLDCB Register (Offset = 87h) [Reset = 0000h]

TZCTLDCB is shown in [Figure 14-142](#) and described in [Table 14-73](#).

Return to the [Summary Table](#).

Trip Zone Control Register Digital Compare B

Figure 14-142. TZCTLDCB Register

| | | | | | | | |
|----------|----------|----|----|----|----------|--------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | DCBEVT2D | | DCBEVT2U |
| R-0-0h | | | | | R/W-0h | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT2U | DCBEVT1D | | | | DCBEVT1U | | |
| R/W-0h | R/W-0h | | | | R/W-0h | | |

Table 14-73. TZCTLDCB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-12 | RESERVED | R-0 | 0h | Reserved |
| 11-9 | DCBEVT2D | R/W | 0h | Digital Compare Output B Event 2 Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 8-6 | DCBEVT2U | R/W | 0h | Digital Compare Output B Event 2 Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |
| 5-3 | DCBEVT1D | R/W | 0h | Digital Compare Output B Event 1 Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |

Table 14-73. TZCTLDCB Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2-0 | DCBEVT1U | R/W | 0h | Digital Compare Output B Event 1 Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn |

14.17.2.51 TZEINT Register (Offset = 8Dh) [Reset = 0000h]

TZEINT is shown in [Figure 14-143](#) and described in [Table 14-74](#).

Return to the [Summary Table](#).

Trip Zone Enable Interrupt Register

Figure 14-143. TZEINT Register

| | | | | | | | |
|----------|---------|---------|--------|--------|--------|--------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | DCBEVT2 | DCBEVT1 | DCAEV2 | DCAEV1 | OST | CBC | RESERVED |
| R-0-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0-0h |

Table 14-74. TZEINT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | DCBEVT2 | R/W | 0h | Digital Compare Output B Event 2 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn |
| 5 | DCBEVT1 | R/W | 0h | Digital Compare Output B Event 1 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn |
| 4 | DCAEV2 | R/W | 0h | Digital Compare Output A Event 2 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn |
| 3 | DCAEV1 | R/W | 0h | Digital Compare Output A Event 1 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn |
| 2 | OST | R/W | 0h | Trip-zone One-Shot Interrupt Enable 0: Disable one-shot interrupt generation 1: Enable Interrupt generation a one-shot trip event will cause a EPWMx_TZINT PIE interrupt. Reset type: SYSRSn |
| 1 | CBC | R/W | 0h | Trip-zone Cycle-by-Cycle Interrupt Enable 0: Disable cycle-by-cycle interrupt generation 1: Enable interrupt generation a cycle-by-cycle trip event will cause an EPWMx_TZINT PIE interrupt. Reset type: SYSRSn |
| 0 | RESERVED | R-0 | 0h | Reserved |

14.17.2.52 TZFLG Register (Offset = 93h) [Reset = 0000h]

TZFLG is shown in [Figure 14-144](#) and described in [Table 14-75](#).

Return to the [Summary Table](#).

Trip Zone Flag Register

Figure 14-144. TZFLG Register

| | | | | | | | |
|----------|---------|---------|---------|---------|------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | DCBEVT2 | DCBEVT1 | DCAEVT2 | DCAEVT1 | OST | CBC | INT |
| R-0-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 14-75. TZFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | DCBEVT2 | R | 0h | Latched Status Flag for Digital Compare Output B Event 2 0: Indicates no trip event has occurred on DCBEVT2 1: Indicates a trip event has occurred for the event defined for DCBEVT2 Reset type: SYSRSn |
| 5 | DCBEVT1 | R | 0h | Latched Status Flag for Digital Compare Output B Event 1 0: Indicates no trip event has occurred on DCBEVT1 1: Indicates a trip event has occurred for the event defined for DCBEVT1 Reset type: SYSRSn |
| 4 | DCAEVT2 | R | 0h | Latched Status Flag for Digital Compare Output A Event 2 0: Indicates no trip event has occurred on DCAEVT2 1: Indicates a trip event has occurred for the event defined for DCAEVT2 Reset type: SYSRSn |
| 3 | DCAEVT1 | R | 0h | Latched Status Flag for Digital Compare Output A Event 1 0: Indicates no trip event has occurred on DCAEVT1 1: Indicates a trip event has occurred for the event defined for DCAEVT1 Reset type: SYSRSn |
| 2 | OST | R | 0h | Latched Status Flag for A One-Shot Trip Event 0: No one-shot trip event has occurred. 1: Indicates a trip event has occurred on a pin selected as a one-shot trip source. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn |

Table 14-75. TZFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 1 | CBC | R | 0h | <p>Latched Status Flag for Cycle-By-Cycle Trip Event</p> <p>0: No cycle-by-cycle trip event has occurred.</p> <p>1: Indicates a trip event has occurred on a signal selected as a cycle-by-cycle trip source. The TZFLG[CBC] bit will remain set until it is manually cleared by the user. If the cycle-by-cycle trip event is still present when the CBC bit is cleared, then CBC will be immediately set again. The specified condition on the signal is automatically cleared when the ePWM time-base counter reaches zero (TBCTR = 0x00) if the trip condition is no longer present. The condition on the signal is only cleared when the TBCTR = 0x00 no matter where in the cycle the CBC flag is cleared.</p> <p>This bit is cleared by writing the appropriate value to the TZCLR register.</p> <p>Reset type: SYSRSn</p> |
| 0 | INT | R | 0h | <p>Latched Trip Interrupt Status Flag</p> <p>0: Indicates no interrupt has been generated.</p> <p>1: Indicates an EPWMx_TZINT PIE interrupt was generated because of a trip condition.</p> <p>No further EPWMx_TZINT PIE interrupts will be generated until this flag is cleared. If the interrupt flag is cleared when either CBC or OST is set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts. This bit is cleared by writing the appropriate value to the TZCLR register.</p> <p>Reset type: SYSRSn</p> |

14.17.2.53 TZCBCFLG Register (Offset = 94h) [Reset = 0000h]

TZCBCFLG is shown in [Figure 14-145](#) and described in [Table 14-76](#).

Return to the [Summary Table](#).

Trip Zone CBC Flag Register

Figure 14-145. TZCBCFLG Register

| | | | | | | | |
|----------|---------|------|------|------|------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT2 | DCAEVT2 | CBC6 | CBC5 | CBC4 | CBC3 | CBC2 | CBC1 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 14-76. TZCBCFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | DCBEVT2 | R | 0h | Latched Status Flag for Digital Compare B Output Event 2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCBEVT2. 1: Reading a 1 indicates a trip has occurred on the DCBEVT2 selected event. Reset type: SYSRSn |
| 6 | DCAEVT2 | R | 0h | Latched Status Flag for Digital Compare A Output Event 2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCAEVT2. 1: Reading a 1 indicates a trip has occurred on the DCAEVT2 selected event. Reset type: SYSRSn |
| 5 | CBC6 | R | 0h | Latched Status Flag for CBC6 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC6. 1: Reading a 1 indicates a trip has occurred on the CBC6 selected event. Reset type: SYSRSn |
| 4 | CBC5 | R | 0h | Latched Status Flag for CBC5 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC5. 1: Reading a 1 indicates a trip has occurred on the CBC5 selected event. Reset type: SYSRSn |
| 3 | CBC4 | R | 0h | Latched Status Flag for CBC4 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC4. 1: Reading a 1 indicates a trip has occurred on the CBC4 selected event. Reset type: SYSRSn |
| 2 | CBC3 | R | 0h | Latched Status Flag for CBC3 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC3. 1: Reading a 1 indicates a trip has occurred on the CBC3 selected event. Reset type: SYSRSn |
| 1 | CBC2 | R | 0h | Latched Status Flag for CBC2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC2. 1: Reading a 1 indicates a trip has occurred on the CBC2 selected event. Reset type: SYSRSn |

Table 14-76. TZCBCFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | CBC1 | R | 0h | Latched Status Flag for CBC1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC1. 1: Reading a 1 indicates a trip has occurred on the CBC1 selected event. Reset type: SYSRSn |

14.17.2.54 TZOSTFLG Register (Offset = 95h) [Reset = 0000h]

TZOSTFLG is shown in [Figure 14-146](#) and described in [Table 14-77](#).

Return to the [Summary Table](#).

Trip Zone OST Flag Register

Figure 14-146. TZOSTFLG Register

| | | | | | | | |
|----------|---------|------|------|------|------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT1 | DCAEVT1 | OST6 | OST5 | OST4 | OST3 | OST2 | OST1 |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 14-77. TZOSTFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | DCBEVT1 | R | 0h | Latched Status Flag for Digital Compare B Output Event 1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCBEVT1. 1: Reading a 1 indicates a trip has occurred on the DCBEVT1 selected event. Reset type: SYSRSn |
| 6 | DCAEVT1 | R | 0h | Latched Status Flag for Digital Compare A Output Event 1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCAEVT1. 1: Reading a 1 indicates a trip has occurred on the DCAEVT1 selected event. Reset type: SYSRSn |
| 5 | OST6 | R | 0h | Latched Status Flag for OST6 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST6. 1: Reading a 1 indicates a trip has occurred on the OST6 selected event. Reset type: SYSRSn |
| 4 | OST5 | R | 0h | Latched Status Flag for OST5 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST5. 1: Reading a 1 indicates a trip has occurred on the OST5 selected event. Reset type: SYSRSn |
| 3 | OST4 | R | 0h | Latched Status Flag for OST4 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST4. 1: Reading a 1 indicates a trip has occurred on the OST4 selected event. Reset type: SYSRSn |
| 2 | OST3 | R | 0h | Latched Status Flag for OST3 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST3. 1: Reading a 1 indicates a trip has occurred on the OST3 selected event. Reset type: SYSRSn |
| 1 | OST2 | R | 0h | Latched Status Flag for OST2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST2. 1: Reading a 1 indicates a trip has occurred on the OST2 selected event. Reset type: SYSRSn |

Table 14-77. TZOSTFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | OST1 | R | 0h | Latched Status Flag for OST1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST1. 1: Reading a 1 indicates a trip has occurred on the OST1 selected event. Reset type: SYSRSn |

14.17.2.55 TZCLR Register (Offset = 97h) [Reset = 0000h]

TZCLR is shown in [Figure 14-147](#) and described in [Table 14-78](#).

Return to the [Summary Table](#).

Trip Zone Clear Register

Figure 14-147. TZCLR Register

| | | | | | | | |
|----------|------------|------------|------------|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CBCPULSE | RESERVED | | | | | | |
| R/W-0h | R-0-0h | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | DCBEVT2 | DCBEVT1 | DCAEV2 | DCAEV1 | OST | CBC | INT |
| R-0-0h | R-0/W1S-0h |

Table 14-78. TZCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 15-14 | CBCPULSE | R/W | 0h | Clear Pulse for Cycle-By-Cycle (CBC) Trip Latch This bit field determines which pulse clears the CBC trip latch. 00: CTR = zero pulse clears CBC trip latch. (Same as legacy designs.) 01: CTR = PRD pulse clears CBC trip latch. 10: CTR = zero or CTR = PRD pulse clears CBC trip latch. 11: CBC trip latch is not cleared Reset type: SYSRSn |
| 13-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | DCBEVT2 | R-0/W1S | 0h | Clear Flag for Digital Compare Output B Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCBEVT2 event trip condition. Reset type: SYSRSn |
| 5 | DCBEVT1 | R-0/W1S | 0h | Clear Flag for Digital Compare Output B Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCBEVT1 event trip condition. Reset type: SYSRSn |
| 4 | DCAEV2 | R-0/W1S | 0h | Clear Flag for Digital Compare Output A Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCAEV2 event trip condition. Reset type: SYSRSn |
| 3 | DCAEV1 | R-0/W1S | 0h | Clear Flag for Digital Compare Output A Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCAEV1 event trip condition. Reset type: SYSRSn |
| 2 | OST | R-0/W1S | 0h | Clear Flag for One-Shot Trip (OST) Latch 0: Has no effect. Always reads back a 0. 1: Clears this Trip (set) condition. Reset type: SYSRSn |
| 1 | CBC | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC) Trip Latch 0: Has no effect. Always reads back a 0. 1: Clears this Trip (set) condition. Reset type: SYSRSn |

Table 14-78. TZCLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | INT | R-0/W1S | 0h | <p>Global Interrupt Clear Flag</p> <p>0: Has no effect. Always reads back a 0.</p> <p>1: Clears the trip-interrupt flag for this ePWM module (TZFLG[INT]).</p> <p>NOTE: No further EPWMx_TZINT PIE interrupts will be generated until the flag is cleared. If the TZFLG[INT] bit is cleared and any of the other flag bits are set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts.</p> <p>Reset type: SYSRSn</p> |

14.17.2.56 TZCBCCLR Register (Offset = 98h) [Reset = 0000h]

TZCBCCLR is shown in [Figure 14-148](#) and described in [Table 14-79](#).

Return to the [Summary Table](#).

Trip Zone CBC Clear Register

Figure 14-148. TZCBCCLR Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT2 | DCAEVT2 | CBC6 | CBC5 | CBC4 | CBC3 | CBC2 | CBC1 |
| R-0/W1S-0h |

Table 14-79. TZCBCCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | DCBEVT2 | R-0/W1S | 0h | Clear Flag for Digital Compare Output B Event 2 selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[DCBEVT2] bit. Reset type: SYSRSn |
| 6 | DCAEVT2 | R-0/W1S | 0h | Clear Flag for Digital Compare Output A Event 2 selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[DCAEVT2] bit. Reset type: SYSRSn |
| 5 | CBC6 | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC6] bit. Reset type: SYSRSn |
| 4 | CBC5 | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC5] bit. Reset type: SYSRSn |
| 3 | CBC4 | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC4] bit. Reset type: SYSRSn |
| 2 | CBC3 | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC3] bit. Reset type: SYSRSn |
| 1 | CBC2 | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC2] bit. Reset type: SYSRSn |
| 0 | CBC1 | R-0/W1S | 0h | Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC1] bit. Reset type: SYSRSn |

14.17.2.57 TZOSTCLR Register (Offset = 99h) [Reset = 0000h]

TZOSTCLR is shown in [Figure 14-149](#) and described in [Table 14-80](#).

Return to the [Summary Table](#).

Trip Zone OST Clear Register

Figure 14-149. TZOSTCLR Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCBEVT1 | DCAEVT1 | OST6 | OST5 | OST4 | OST3 | OST2 | OST1 |
| R-0/W1S-0h |

Table 14-80. TZOSTCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7 | DCBEVT1 | R-0/W1S | 0h | Clear Flag for Digital Compare Output B Event 1 selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[DCBEVT1] bit. Reset type: SYSRSn |
| 6 | DCAEVT1 | R-0/W1S | 0h | Clear Flag for Digital Compare Output A Event 1 selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[DCAEVT1] bit. Reset type: SYSRSn |
| 5 | OST6 | R-0/W1S | 0h | Clear Flag for Oneshot (OST6) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST6] bit. Reset type: SYSRSn |
| 4 | OST5 | R-0/W1S | 0h | Clear Flag for Oneshot (OST5) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST5] bit. Reset type: SYSRSn |
| 3 | OST4 | R-0/W1S | 0h | Clear Flag for Oneshot (OST4) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST4] bit. Reset type: SYSRSn |
| 2 | OST3 | R-0/W1S | 0h | Clear Flag for Oneshot (OST3) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST3] bit. Reset type: SYSRSn |
| 1 | OST2 | R-0/W1S | 0h | Clear Flag for Oneshot (OST2) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST2] bit. Reset type: SYSRSn |
| 0 | OST1 | R-0/W1S | 0h | Clear Flag for Oneshot (OST1) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST1] bit. Reset type: SYSRSn |

14.17.2.58 TZFRC Register (Offset = 9Bh) [Reset = 0000h]

TZFRC is shown in [Figure 14-150](#) and described in [Table 14-81](#).

Return to the [Summary Table](#).

Trip Zone Force Register

Figure 14-150. TZFRC Register

| | | | | | | | |
|----------|------------|------------|------------|------------|------------|------------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | DCBEVT2 | DCBEVT1 | DCAEV2 | DCAEV1 | OST | CBC | RESERVED |
| R-0-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0-0h |

Table 14-81. TZFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-7 | RESERVED | R-0 | 0h | Reserved |
| 6 | DCBEVT2 | R-0/W1S | 0h | Force Flag for Digital Compare Output B Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCBEVT2 event trip condition and sets the TZFLG[DCBEVT2] bit. Reset type: SYSRSn |
| 5 | DCBEVT1 | R-0/W1S | 0h | Force Flag for Digital Compare Output B Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCBEVT1 event trip condition and sets the TZFLG[DCBEVT1] bit. Reset type: SYSRSn |
| 4 | DCAEV2 | R-0/W1S | 0h | Force Flag for Digital Compare Output A Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCAEV2 event trip condition and sets the TZFLG[DCAEV2] bit. Reset type: SYSRSn |
| 3 | DCAEV1 | R-0/W1S | 0h | Force Flag for Digital Compare Output A Event 1 0: Writing 0 has no effect. This bit always reads back 0 1: Writing 1 forces the DCAEV1 event trip condition and sets the TZFLG[DCAEV1] bit. Reset type: SYSRSn |
| 2 | OST | R-0/W1S | 0h | Force a One-Shot Trip Event via Software 0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a one-shot trip event and sets the TZFLG[OST] bit. Reset type: SYSRSn |
| 1 | CBC | R-0/W1S | 0h | Force a Cycle-by-Cycle Trip Event via Software 0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a cycle-by-cycle trip event and sets the TZFLG[CBC] bit. Reset type: SYSRSn |
| 0 | RESERVED | R-0 | 0h | Reserved |

14.17.2.59 ETSEL Register (Offset = A4h) [Reset = 0000h]

ETSEL is shown in [Figure 14-151](#) and described in [Table 14-82](#).

Return to the [Summary Table](#).

Event Trigger Selection Register

Figure 14-151. ETSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|-----------|------------|------------|--------|----|---------|---|
| SOCBEN | | SOCBSEL | | SOCAEN | | SOCASEL | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | INTSELCMP | SOCBSELCMP | SOCASELCMP | INTEN | | INTSEL | |
| R-0-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | | R/W-0h | |

Table 14-82. ETSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------|------|-------|--|
| 15 | SOCBEN | R/W | 0h | Enable the ADC Start of Conversion B (EPWMxSOCB) Pulse 0: Disable EPWMxSOCB. 1: Enable EPWMxSOCB pulse. Reset type: SYSRSn |
| 14-12 | SOCBSEL | R/W | 0h | EPWMxSOCB Selection Options These bits determine when a EPWMxSOCB pulse will be generated. 000: Enable DCBEVT1.soc event 001: Enable event time-base counter equal to zero. (TBCTR = 0x00) 010: Enable event time-base counter equal to period (TBCTR = TBPRD) 011: Enable event time-base counter equal to zero or period (TBCTR = 0x00 or TBCTR = TBPRD). This mode is useful in up-down count mode. 100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110: Enable event time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111: Enable event time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by SOCSELCMP bit. Reset type: SYSRSn |
| 11 | SOCAEN | R/W | 0h | Enable the ADC Start of Conversion A (EPWMxSOCA) Pulse 0: Disable EPWMxSOCA. 1: Enable EPWMxSOCA pulse. Reset type: SYSRSn |

Table 14-82. ETSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 10-8 | SOCASEL | R/W | 0h | <p>EPWMxSOCA Selection Options</p> <p>These bits determine when a EPWMxSOCA pulse will be generated.</p> <p>000: Enable DCAEV1.soc event</p> <p>001: Enable event time-base counter equal to zero. (TBCTR = 0x00)</p> <p>010: Enable event time-base counter equal to period (TBCTR = TBPRD)</p> <p>011: Enable event time-base counter equal to zero or period (TBCTR = 0x00 or TBCTR = TBPRD). This mode is useful in up-down count mode.</p> <p>100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing</p> <p>101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing</p> <p>110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing</p> <p>111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by SOCASELCMP bit.</p> <p>Reset type: SYSRSn</p> |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | INTSELCMP | R/W | 0h | <p>EPWMxINT Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to INTSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to INTSEL selection mux.</p> <p>Reset type: SYSRSn</p> |
| 5 | SOCBSELCMP | R/W | 0h | <p>EPWMxSOCB Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCSEL selection mux.</p> <p>Reset type: SYSRSn</p> |
| 4 | SOCASELCMP | R/W | 0h | <p>EPWMxSOCA Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCSEL selection mux.</p> <p>Reset type: SYSRSn</p> |

Table 14-82. ETSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 3 | INTEN | R/W | 0h | Enable ePWM Interrupt (EPWMx_INT) Generation 0: Disable EPWMx_INT generation 1: Enable EPWMx_INT generation Reset type: SYSRSn |
| 2-0 | INTSEL | R/W | 0h | ePWM Interrupt (EPWMx_INT) Selection Options 000: Reserved 001: Enable event time-base counter equal to zero. (TBCTR = 0x00) 010: Enable event time-base counter equal to period (TBCTR = TBPRD) 011: Enable event time-base counter equal to zero or period (TBCTR = 0x00 or TBCTR = TBPRD). This mode is useful in up-down count mode. 100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110: Enable event time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111: Enable event time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by INTSELCMP bit. Reset type: SYSRSn |

14.17.2.60 ETPS Register (Offset = A6h) [Reset = 0000h]

ETPS is shown in [Figure 14-152](#) and described in [Table 14-83](#).

Return to the [Summary Table](#).

Event Trigger Pre-Scale Register

Figure 14-152. ETPS Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|--------|---------|---------|--------|---|
| SOCBCNT | SOCBPRD | | | SOCACNT | SOCAPRD | | |
| R-0h | R/W-0h | | | R-0h | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SOCPSSEL | INTPSSEL | INTCNT | | | INTPRD | |
| R-0-0h | R/W-0h | R/W-0h | R-0h | | | R/W-0h | |

Table 14-83. ETPS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------|------|-------|---|
| 15-14 | SOCBCNT | R | 0h | ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Counter Register These bits indicate how many selected ETSEL[SOCBSEL] events have occurred: 00: No events have occurred. 01: 1 event has occurred. 10: 2 events have occurred. 11: 3 events have occurred. Reset type: SYSRSn |
| 13-12 | SOCBPRD | R/W | 0h | ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Period Select These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCBEN] = 1). The SOCB pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCB] = 1). Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared. 00: Disable the SOCB event counter. No EPWMxSOCB pulse will be generated 01: Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 0,1 10: Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 1,0 11: Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 1,1 Reset type: SYSRSn |
| 11-10 | SOCACNT | R | 0h | ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Counter Register These bits indicate how many selected ETSEL[SOCASEL] events have occurred: 00: No events have occurred. 01: 1 event has occurred. 10: 2 events have occurred. 11: 3 events have occurred. Reset type: SYSRSn |

Table 14-83. ETPS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 9-8 | SOCAPRD | R/W | 0h | ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Period Select These bits determine how many selected ETSEL[SOCASEL] events need to occur before an EPWMxSOCA pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCAREN] = 1). The SOCA pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCA] = 1). Once the SOCA pulse is generated, the ETPS[SOCACNT] bits will automatically be cleared. 00: Disable the SOCA event counter. No EPWMxSOCA pulse will be generated 01: Generate the EPWMxSOCA pulse on the first event: ETPS[SOCACNT] = 0,1 10: Generate the EPWMxSOCA pulse on the second event: ETPS[SOCACNT] = 1,0 11: Generate the EPWMxSOCA pulse on the third event: ETPS[SOCACNT] = 1,1 Reset type: SYSRSn |
| 7-6 | RESERVED | R-0 | 0h | Reserved |
| 5 | SOCPSSEL | R/W | 0h | EPWMxSOC A/B Pre-Scale Selection Bits 0: Selects ETPS [SOCACNT/SOCBCNT] and [SOCAPRD/ SOCBPRD] registers to determine frequency of events (SOC pulse once every 0-3 events). 1: Selects ETSCOPS [SOCACNT2/SOCBCNT2] and [SOCAPRD2/ SOCBPRD2] registers to determine frequency of events (SOC pulse once every 0-15 events). Reset type: SYSRSn |
| 4 | INTPSSEL | R/W | 0h | EPWMxINTn Pre-Scale Selection Bits 0: Selects ETPS [INTCNT, and INTPRD] registers to determine frequency of events (interrupt once every 0-3 events). 1: Selects ETINTPS [INTCNT2, and INTPRD2] registers to determine frequency of events (interrupt once every 0-15 events). Reset type: SYSRSn |
| 3-2 | INTCNT | R | 0h | ePWM Interrupt Event (EPWMx_INT) Counter Register These bits indicate how many selected ETSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD]. 00: No events have occurred. 01: 1 event has occurred. 10: 2 events have occurred. 11: 3 events have occurred. Reset type: SYSRSn |

Table 14-83. ETPS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 1-0 | INTPRD | R/W | 0h | <p>ePWM Interrupt (EPWMx_INT) Period Select</p> <p>These bits determine how many selected ETSEL[INTSEL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled (ETSEL[INT] = 1). If the interrupt status flag is set from a previous interrupt (ETFLG[INT] = 1) then no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.</p> <p>Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear.</p> <p>Writing a INTPRD value that is less than the current counter value will result in an undefined state. If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.</p> <p>00: Disable the interrupt event counter. No interrupt will be generated and ETFRC[INT] is ignored.</p> <p>01: Generate an interrupt on the first event INTCNT = 01 (first event)</p> <p>10: Generate interrupt on ETPS[INTCNT] = 1,0 (second event)</p> <p>11: Generate interrupt on ETPS[INTCNT] = 1,1 (third event)</p> <p>Reset type: SYSRSn</p> |

14.17.2.61 ETFLG Register (Offset = A8h) [Reset = 0000h]

ETFLG is shown in [Figure 14-153](#) and described in [Table 14-84](#).

Return to the [Summary Table](#).

Event Trigger Flag Register

Figure 14-153. ETFLG Register

| | | | | | | | |
|----------|----|----|----|------|------|----------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | SOCB | SOCA | RESERVED | INT |
| R-0-0h | | | | R-0h | R-0h | R-0-0h | R-0h |

Table 14-84. ETFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | SOCB | R | 0h | Latched ePWM ADC Start-of-Conversion A (EPWMxSOCB) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCB output will continue to pulse even if the flag bit is set. 0: Indicates no event occurred 1: Indicates that a start of conversion pulse was generated on EPWMxSOCB. The EPWMxSOCB output will continue to be generated even if the flag bit is set. Reset type: SYSRSn |
| 2 | SOCA | R | 0h | Latched ePWM ADC Start-of-Conversion A (EPWMxSOCA) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCA output will continue to pulse even if the flag bit is set. 0: Indicates no event occurred 1: Indicates that a start of conversion pulse was generated on EPWMxSOCA. The EPWMxSOCA output will continue to be generated even if the flag bit is set. Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | INT | R | 0h | Latched ePWM Interrupt (EPWMx_INT) Status Flag 0: Indicates no event occurred 1: Indicates that an ePWMx interrupt (EPWMx_INT) was generated. No further interrupts will be generated until the flag bit is cleared. Up to one interrupt can be pending while the ETFLG[INT] bit is still set. If an interrupt is pending, it will not be generated until after the ETFLG[INT] bit is cleared. Reset type: SYSRSn |

14.17.2.62 ETCLR Register (Offset = AAh) [Reset = 0000h]

ETCLR is shown in [Figure 14-154](#) and described in [Table 14-85](#).

Return to the [Summary Table](#).

Event Trigger Clear Register

Figure 14-154. ETCLR Register

| | | | | | | | |
|----------|----|----|----|------------|------------|----------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | SOCB | SOCA | RESERVED | INT |
| R-0-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0-0h | R-0/W1S-0h |

Table 14-85. ETCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | SOCB | R-0/W1S | 0h | ePWM ADC Start-of-Conversion A (EPWMxSOCB) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[SOCB] flag bit Reset type: SYSRSn |
| 2 | SOCA | R-0/W1S | 0h | ePWM ADC Start-of-Conversion A (EPWMxSOCA) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[SOCA] flag bit Reset type: SYSRSn |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | INT | R-0/W1S | 0h | ePWM Interrupt (EPWMx_INT) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[INT] flag bit and enable further interrupts pulses to be generated Reset type: SYSRSn |

14.17.2.63 ETFRC Register (Offset = ACh) [Reset = 0000h]

ETFRC is shown in [Figure 14-155](#) and described in [Table 14-86](#).

Return to the [Summary Table](#).

Event Trigger Force Register

Figure 14-155. ETFRC Register

| | | | | | | | |
|----------|----|----|----|------------|------------|----------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | SOCB | SOCA | RESERVED | INT |
| R-0-0h | | | | R-0/W1S-0h | R-0/W1S-0h | R-0-0h | R-0/W1S-0h |

Table 14-86. ETFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|--|
| 15-4 | RESERVED | R-0 | 0h | Reserved |
| 3 | SOCB | R-0/W1S | 0h | <p>SOCB Force Bit</p> <p>The SOCB pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCB] flag bit will be set regardless.</p> <p>0: Writing 0 to this bit will be ignored. Always reads back a 0.</p> <p>1: Generates a pulse on EPWMxSOCB and set the SOCBFLG bit.</p> <p>This bit is used for test purposes.</p> <p>Reset type: SYSRSn</p> |
| 2 | SOCA | R-0/W1S | 0h | <p>SOCA Force Bit</p> <p>The SOCA pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCA] flag bit will be set regardless.</p> <p>0: Writing 0 to this bit will be ignored. Always reads back a 0.</p> <p>1: Generates a pulse on EPWMxSOCA and set the SOCAFGLG bit.</p> <p>This bit is used for test purposes.</p> <p>Reset type: SYSRSn</p> |
| 1 | RESERVED | R-0 | 0h | Reserved |
| 0 | INT | R-0/W1S | 0h | <p>INT Force Bit</p> <p>The interrupt will only be generated if the event is enabled in the ETSEL register. The INT flag bit will be set regardless.</p> <p>0: Writing 0 to this bit will be ignored. Always reads back a 0.</p> <p>1: Generates an interrupt on EPWMxINT and set the INT flag bit.</p> <p>This bit is used for test purposes.</p> <p>Reset type: SYSRSn</p> |

14.17.2.64 ETINTPS Register (Offset = AEh) [Reset = 0000h]

ETINTPS is shown in [Figure 14-156](#) and described in [Table 14-87](#).

Return to the [Summary Table](#).

Event-Trigger Interrupt Pre-Scale Register

Figure 14-156. ETINTPS Register

| | | | | | | | | | | |
|----------|----|----|----|----|---------|---|---|--|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| RESERVED | | | | | | | | | | |
| R-0-0h | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| INTCNT2 | | | | | INTPRD2 | | | | | |
| R-0h | | | | | | | | | | |
| R/W-0h | | | | | | | | | | |

Table 14-87. ETINTPS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R-0 | 0h | Reserved |
| 7-4 | INTCNT2 | R | 0h | <p>EPWMxINT Counter 2</p> <p>When ETPS[INTPSSEL]=1, these bits indicate how many selected events have occurred:</p> <ul style="list-style-type: none"> 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events <p>Reset type: SYSRSn</p> |
| 3-0 | INTPRD2 | R/W | 0h | <p>EPWMxINT Period 2 Select</p> <p>When ETPS[INTPSSEL] = 1, these bits select how many selected events need to occur before an interrupt is generated:</p> <ul style="list-style-type: none"> 0000: Disable counter 0001: Generate interrupt on INTcnt = 1 (first event) 0010: Generate interrupt on INTcnt = 2 (second event) 0011: Generate interrupt on INTcnt = 3 (third event) 0100: Generate interrupt on INTcnt = 4 (fourth event) ... 1111: Generate interrupt on INTcnt = 15 (fifteenth event) <p>Reset type: SYSRSn</p> |

14.17.2.65 ETSOCPS Register (Offset = B0h) [Reset = 0000h]

ETSOCPS is shown in [Figure 14-157](#) and described in [Table 14-88](#).

Return to the [Summary Table](#).

Event-Trigger SOC Pre-Scale Register

Figure 14-157. ETSOCPS Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SOCBCNT2 | | | | SOCBPRD2 | | | |
| R-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOCACNT2 | | | | SOCAPRD2 | | | |
| R-0h | | | | R/W-0h | | | |

Table 14-88. ETSOCPS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-12 | SOCBCNT2 | R | 0h | EPWMxSOCB Counter 2 When ETPS[SOCPSEL] = 1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn |
| 11-8 | SOCBPRD2 | R/W | 0h | EPWMxSOCB Period 2 Select When ETPS[SOCPSEL] = 1, these bits select how many selected event need to occur before an SOCB pulse is generated: 0000: Disable counter 0001: Generate SOC pulse on SOCBCNT2 = 1 (first event) 0010: Generate SOC pulse on SOCBCNT2 = 2 (second event) 0011: Generate SOC pulse on SOCBCNT2 = 3 (third event) 0100: Generate SOC pulse on SOCBCNT2 = 4 (fourth event) ... 1111: Generate SOC pulse on SOCBCNT2 = 15 (fifteenth event) Reset type: SYSRSn |
| 7-4 | SOCACNT2 | R | 0h | EPWMxSOCA Counter 2 When ETPS[SOCPSEL] = 1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn |

Table 14-88. ETSOCPS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-0 | SOCAPRD2 | R/W | 0h | <p>EPWMxSOCA Period 2 Select</p> <p>When ETPS[SOCPSSSEL] = 1, these bits select how many selected event need to occur before an SOCA pulse is generated:</p> <ul style="list-style-type: none"> 0000: Disable counter 0001: Generate SOC pulse on SOCACNT2 = 1 (first event) 0010: Generate SOC pulse on SOCACNT2 = 2 (second event) 0011: Generate SOC pulse on SOCACNT2 = 3 (third event) 0100: Generate SOC pulse on SOCACNT2 = 4 (fourth event) ... 1111: Generate SOC pulse on SOCACNT2 = 15 (fifteenth event) <p>Reset type: SYSRSn</p> |

14.17.2.66 ETCNTINITCTL Register (Offset = B2h) [Reset = 0000h]

ETCNTINITCTL is shown in [Figure 14-158](#) and described in [Table 14-89](#).

Return to the [Summary Table](#).

Event-Trigger Counter Initialization Control Register

Figure 14-158. ETCNTINITCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|------------|-----------|-------------|-------------|------------|----------|---|
| SOCBINITEN | SOCAINITEN | INTINITEN | SOCBINITFRC | SOCAINITFRC | INTINITFRC | RESERVED | |
| R/W-0h | R/W-0h | R/W-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | |
| R-0-0h | | | | | | | |

Table 14-89. ETCNTINITCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|---------|-------|---|
| 15 | SOCBINITEN | R/W | 0h | EPWMxSOCB Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxSOCB counter with contents of ETCNTINIT[SOCBINIT] on a SYNC event or software force. Reset type: SYSRSn |
| 14 | SOCAINITEN | R/W | 0h | EPWMxSOCA Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxSOCA counter with contents of ETCNTINIT[SOCAINIT] on a SYNC event or software force. Reset type: SYSRSn |
| 13 | INTINITEN | R/W | 0h | EPWMxINT Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxINT counter 2 with contents of ETCNTINIT[INTINIT] on a SYNC event or software force. Reset type: SYSRSn |
| 12 | SOCBINITFRC | R-0/W1S | 0h | EPWMxSOCB Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxSOCB counter to be initialized with the contents of ETCNTINIT[SOCBINIT]. Reset type: SYSRSn |
| 11 | SOCAINITFRC | R-0/W1S | 0h | EPWMxSOCA Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxSOCA counter to be initialized with the contents of ETCNTINIT[SOCAINIT]. Reset type: SYSRSn |
| 10 | INTINITFRC | R-0/W1S | 0h | EPWMxINT Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxINT counter to be initialized with the contents of ETCNTINIT[INTINIT]. Reset type: SYSRSn |
| 9-0 | RESERVED | R-0 | 0h | Reserved |

14.17.2.67 ETCNTINIT Register (Offset = B4h) [Reset = 0000h]

ETCNTINIT is shown in [Figure 14-159](#) and described in [Table 14-90](#).

Return to the [Summary Table](#).

Event-Trigger Counter Initialization Register

Figure 14-159. ETCNTINIT Register

| | | | | | | | |
|----------|----|----|----|----------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | SOCBINIT | | | |
| R-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SOCAINIT | | | | INTINIT | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 14-90. ETCNTINIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-8 | SOCBINIT | R/W | 0h | EPWMxSOCB Counter 2 Initialization Bits The ET EPWMxSOCB counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn |
| 7-4 | SOCAINIT | R/W | 0h | EPWMxSOCA Counter 2 Initialization Bits The ET EPWMxSOCA counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn |
| 3-0 | INTINIT | R/W | 0h | EPWMxINT Counter 2 Initialization Bits The ET EPWMxINT counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn |

14.17.2.68 DCTRIPSEL Register (Offset = C0h) [Reset = 0000h]

DCTRIPSEL is shown in Figure 14-160 and described in Table 14-91.

Return to the [Summary Table](#).

Digital Compare Trip Select Register

Figure 14-160. DCTRIPSEL Register

| | | | | | | | |
|-------------|----|----|----|-------------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCBLCOMPSEL | | | | DCBHCOMPSEL | | | |
| R/W-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCALCOMPSEL | | | | DCAHCOMPSEL | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 14-91. DCTRIPSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 15-12 | DCBLCOMPSEL | R/W | 0h | Digital Compare B Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCBLTRIPSEL register ORed together) Reset type: SYSRSn |
| 11-8 | DCBHCOMPSEL | R/W | 0h | Digital Compare B High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCBHTRIPSEL register ORed together) Reset type: SYSRSn |
| 7-4 | DCALCOMPSEL | R/W | 0h | Digital Compare A Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCALTRIPSEL register ORed together) Reset type: SYSRSn |

Table 14-91. DCTRIPSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3-0 | DCAHCOMPSEL | R/W | 0h | Digital Compare A High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCAHTRIPSEL register ORed together) Reset type: SYSRSn |

14.17.2.69 DCACTL Register (Offset = C3h) [Reset = 0000h]

DCACTL is shown in [Figure 14-161](#) and described in [Table 14-92](#).

Return to the [Summary Table](#).

Digital Compare A Control Register

Figure 14-161. DCACTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|---------------|----|------------|-----------|--------------------|--------------------|------------|
| EVT2LAT | EVT2LATCLRSEL | | EVT2LATSEL | RESERVED | EVT2FRCSYN CSEL | EVT2SRCSEL | |
| R-0h | R/W-0h | | R/W-0h | R-0-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EVT1LAT | EVT1LATCLRSEL | | EVT1LATSEL | EVT1SYNCE | EVT1SOCE | EVT1FRCSYN CSEL | EVT1SRCSEL |
| R-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-92. DCACTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|--|
| 15 | EVT2LAT | R | 0h | Indicates the status of DCAEV2LAT signal. 0 : The DCAEV2LAT latch is cleared. 1 : The DCAEV2LAT latch is set. Reset type: SYSRSn |
| 14-13 | EVT2LATCLRSEL | R/W | 0h | DCAEV2 Latched clear source select: 00: CNT_ZERO event clears DCAEV2 latch. 01: PRD_EQ event clears DCAEV2 latch. 10: CNT_ZERO event or PRD_EQ event clears DCAEV2 latch. 11: Reserved. Reset type: SYSRSn |
| 12 | EVT2LATSEL | R/W | 0h | DCAEV2 Latched signal select: 0: Does not select the DCAEV2 latched signal as source of DCAEV2.force. 1: Selects the DCAEV2 latched signal as source of DCAEV2.force. Reset type: SYSRSn |
| 11-10 | RESERVED | R-0 | 0h | Reserved |
| 9 | EVT2FRCSYNCSEL | R/W | 0h | DCAEV2 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn |
| 8 | EVT2SRCSEL | R/W | 0h | DCAEV2 Source Signal Select 0: Source Is DCAEV2 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn |
| 7 | EVT1LAT | R | 0h | Indicates the status of DCAEV1LAT signal. 0 : The DCAEV1LAT latch is cleared. 1 : The DCAEV1LAT latch is set. Reset type: SYSRSn |
| 6-5 | EVT1LATCLRSEL | R/W | 0h | DCAEV1 Latched clear source select: 00: CNT_ZERO event clears DCAEV1 latch. 01: PRD_EQ event clears DCAEV1 latch. 10: CNT_ZERO event or PRD_EQ event clears DCAEV1 latch. 11 : Reserved. Reset type: SYSRSn |

Table 14-92. DCACTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|----------------|-------------|--------------|---|
| 4 | EVT1LATSEL | R/W | 0h | DCAEV1 Latched signal select: 0: Does not select the DCAEV1 latched signal as source of DCAEV1.force. 1: Selects the DCAEV1 latched signal as source of DCAEV1.force. Reset type: SYSRSn |
| 3 | EVT1SYNCE | R/W | 0h | DCAEV1 SYNC, Enable/Disable 0: SYNC Generation Disabled 1: SYNC Generation Enabled Reset type: SYSRSn |
| 2 | EVT1SOCE | R/W | 0h | DCAEV1 SOC, Enable/Disable 0: SOC Generation Disabled 1: SOC Generation Enabled Reset type: SYSRSn |
| 1 | EVT1FRCSYNCSEL | R/W | 0h | DCAEV1 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn |
| 0 | EVT1SRCSEL | R/W | 0h | DCAEV1 Source Signal Select 0: Source Is DCAEV1 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn |

14.17.2.70 DCBCTL Register (Offset = C4h) [Reset = 0000h]

DCBCTL is shown in [Figure 14-162](#) and described in [Table 14-93](#).

Return to the [Summary Table](#).

Digital Compare B Control Register

Figure 14-162. DCBCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|---------------|----|------------|-----------|--------------------|--------------------|------------|
| EVT2LAT | EVT2LATCLRSEL | | EVT2LATSEL | RESERVED | EVT2FRCSYN CSEL | EVT2SRCSEL | |
| R-0h | R/W-0h | | R/W-0h | R-0-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EVT1LAT | EVT1LATCLRSEL | | EVT1LATSEL | EVT1SYNCE | EVT1SOCE | EVT1FRCSYN CSEL | EVT1SRCSEL |
| R-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-93. DCBCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|--|
| 15 | EVT2LAT | R | 0h | Indicates the status of DCBEVT2LAT signal. 0 The DCBEVT2LAT latch is cleared. 1 The DCBEVT2LAT latch is set. Reset type: SYSRSn |
| 14-13 | EVT2LATCLRSEL | R/W | 0h | DCBEVT2 Latched clear source select: 00 CNT_ZERO event clears DCBEVT2 latch. 01 PRD_EQ event clears DCBEVT2 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT2 latch. 11 Reserved. Reset type: SYSRSn |
| 12 | EVT2LATSEL | R/W | 0h | DCBEVT2 Latched signal select: 0 Does not select the DCBEVT2 latched signal (Refer figure 'Modifications to DCBEVT1.force/DCBEVT2.force generation.') as source of DCBEVT2.force. 1 Selects the DCBEVT2 latched signal as source of DCBEVT2.force. Reset type: SYSRSn |
| 11-10 | RESERVED | R-0 | 0h | Reserved |
| 9 | EVT2FRCSYNCSEL | R/W | 0h | DCBEVT2 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn |
| 8 | EVT2SRCSEL | R/W | 0h | DCBEVT2 Source Signal Select 0: Source Is DCBEVT2 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn |
| 7 | EVT1LAT | R | 0h | Indicates the status of DCBEVT1LAT signal. 0 The DCBEVT1LAT latch is cleared. 1 The DCBEVT1LAT latch is set. Reset type: SYSRSn |
| 6-5 | EVT1LATCLRSEL | R/W | 0h | DCBEVT1 Latched clear source select: 00 CNT_ZERO event clears DCBEVT1 latch. 01 PRD_EQ event clears DCBEVT1 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT1 latch. 11 Reserved. Reset type: SYSRSn |

Table 14-93. DCBCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|----------------|-------------|--------------|--|
| 4 | EVT1LATSEL | R/W | 0h | DCBEVT1 Latched signal select: 0 Does not select the DCBEVT1 latched signal (Refer figure 'Modifications to DCBEVT1.force/DCBEVT2.force generation.') as source of DCBEVT1.force. 1 Selects the DCBEVT1 latched signal as source of DCBEVT1.force. Reset type: SYSRSn |
| 3 | EVT1SYNCE | R/W | 0h | DCBEVT1 SYNC, Enable/Disable 0: SYNC Generation Disabled 1: SYNC Generation Enabled Reset type: SYSRSn |
| 2 | EVT1SOCE | R/W | 0h | DCBEVT1 SOC, Enable/Disable 0: SOC Generation Disabled 1: SOC Generation Enabled Reset type: SYSRSn |
| 1 | EVT1FRCSYNCSEL | R/W | 0h | DCBEVT1 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn |
| 0 | EVT1SRCSEL | R/W | 0h | DCBEVT1 Source Signal Select 0: Source Is DCBEVT1 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn |

14.17.2.71 DCFCTL Register (Offset = C7h) [Reset = 0000h]

DCFCTL is shown in [Figure 14-163](#) and described in [Table 14-94](#).

Return to the [Summary Table](#).

Digital Compare Filter Control Register

Figure 14-163. DCFCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|-------------|----------|----|-----------|--------|--------|----------|
| EDGESTATUS | | | | EDGECOUNT | | | EDGEMODE |
| R-0h | | | | R/W-0h | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EDGEFILTSEL | PULSESEL | | BLANKINV | BLANKE | SRCSEL | |
| R-0-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | |

Table 14-94. DCFCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|---|
| 15-13 | EDGESTATUS | R | 0h | Edge Status: These bits reflect the total number of edges currently captured. When the value matches the EDGECOUNT, the status bits are set to zero. and a TBCLK wide pulse is generated which can then be output on the DCEVTFILT signal. The edge counter can be reset by writing 000 to the EDGECOUNT value: Reset type: SYSRSn |
| 12-10 | EDGECOUNT | R/W | 0h | Edge Count: These bits select how many edges to count before generating a TBCLK wide pulse on the DCEVTFILT signal: 000: no edges, reset current EDGESTATUS bits to 0,0,0 001: 1 edge 010: 2 edges 011: 3 edges 100: 4 edges 101: 5 edges 110: 6 edges 111: 7 edges Reset type: SYSRSn |
| 9-8 | EDGEMODE | R/W | 0h | Edge Mode Select: 00: Low To High Edge 01: High To Low Edge 10: Both Edges 11: Reserved Reset type: SYSRSn |
| 7 | RESERVED | R-0 | 0h | Reserved |
| 6 | EDGEFILTSEL | R/W | 0h | Edge Filter Select: 0: Edge Filter Not Selected 1: Edge Filter Selected Reset type: SYSRSn |
| 5-4 | PULSESEL | R/W | 0h | Pulse Select For Blanking & Capture Alignment 00: Time-base counter equal to period (TBCTR = TBPRD) 01: Time-base counter equal to zero (TBCTR = 0x00) 10: Time-base counter equal to zero (TBCTR = 0x00) or period (TBCTR = TBPRD) 11: BLANKPULSEMIX Reset type: SYSRSn |
| 3 | BLANKINV | R/W | 0h | Blanking Window Inversion 0: Blanking window not inverted 1: Blanking window inverted Reset type: SYSRSn |

Table 14-94. DCFCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2 | BLANKE | R/W | 0h | Blanking Window Enable/Disable 0: Blanking window is disabled 1: Blanking window is enabled Reset type: SYSRSn |
| 1-0 | SRCSEL | R/W | 0h | Filter Block Signal Source Select 00: Source Is DCAEVT1 Signal 01: Source Is DCAEVT2 Signal 10: Source Is DCBEVT1 Signal 11: Source Is DCBEVT2 Signal Reset type: SYSRSn |

14.17.2.72 DCCAPCTL Register (Offset = C8h) [Reset = 0000h]

DCCAPCTL is shown in [Figure 14-164](#) and described in [Table 14-95](#).

Return to the [Summary Table](#).

Digital Compare Capture Control Register

Figure 14-164. DCCAPCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|------------|--------|----------|----------|--------|---|---|
| CAPMODE | CAPCLR | CAPSTS | RESERVED | | | | |
| R/W-0h | R-0/W1S-0h | R-0h | R-0-0h | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | SHDWMODE | CAPE | | |
| R-0-0h | | | | R/W-0h | R/W-0h | | |

Table 14-95. DCCAPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15 | CAPMODE | R/W | 0h | <p>Counter Capture Mode</p> <p>0: When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs, further trip (capture) events are ignored until the next PRD_eq or CNT_zero event (as selected by PULSESEL bit in the DCFCTL register) re-triggers the capture mechanism.</p> <p>If active mode is enabled, via SHDWMODE bit in DCCAPCTL register, CPU reads of this register will return the active register value.</p> <p>If shadow mode is enabled, via SHDWMODE bit in DCCAPCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event (whichever is selected by PULSESEL bit in DCFCTL register). CPU reads of this register will return the shadow register value.</p> <p>1: When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs - it will set the CAPSTS flag and further trip (capture) events are ignored until this bit is cleared. CAPSTS can be cleared by writing to CAPCLR bit in DCCAPCTL register and it re-triggers the capture mechanism.</p> <p>If active mode is enabled, via SHDWMODE bit in DCCAPCTL register, CPU reads of this register will return the active register value.</p> <p>If shadow mode is enabled, via SHDWMODE bit in DCCAPCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event (whichever is selected by PULSESEL bit in DCFCTL register). CPU reads of this register will return the shadow register value.</p> <p>Reset type: SYSRSn</p> |
| 14 | CAPCLR | R-0/W1S | 0h | <p>DC Capture Latched Status Clear Flag</p> <p>0: Writing a 0 has no effect.</p> <p>1: Writing a 1 will clear this CAPSTS (set) condition.</p> <p>Reset type: SYSRSn</p> |
| 13 | CAPSTS | R | 0h | <p>Latched Status Flag for Capture Event</p> <p>0: No DC capture event occurred.</p> <p>1: A DC capture event has occurred.</p> <p>Reset type: SYSRSn</p> |
| 12-2 | RESERVED | R-0 | 0h | Reserved |

Table 14-95. DCCAPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | SHDWMODE | R/W | 0h | TBCTR Counter Capture Shadow Select Mode 0: Enable shadow mode. The DCCAP active register is copied to shadow register on a TBCTR = TBPRD or TBCTR = zero event as defined by the DCFCTL[PULSESEL] bit. CPU reads of the DCCAP register will return the shadow register contents. 1: Active Mode. In this mode the shadow register is disabled. CPU reads from the DCCAP register will always return the active register contents. Reset type: SYSRSn |
| 0 | CAPE | R/W | 0h | TBCTR Counter Capture Enable/Disable 0: Disable the time-base counter capture. 1: Enable the time-base counter capture. Reset type: SYSRSn |

14.17.2.73 DCFOFFSET Register (Offset = C9h) [Reset = 0000h]

DCFOFFSET is shown in [Figure 14-165](#) and described in [Table 14-96](#).

Return to the [Summary Table](#).

Digital Compare Filter Offset Register

Figure 14-165. DCFOFFSET Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCFOFFSET | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCFOFFSET | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-96. DCFOFFSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|---|
| 15-0 | DCFOFFSET | R/W | 0h | <p>Blanking Window Offset</p> <p>These 16-bits specify the number of TBCLK cycles from the blanking window reference to the point when the blanking window is applied. The blanking window reference is either period or zero as defined by the DCFCTL[PULSESEL] bit. This offset register is shadowed and the active register is loaded at the reference point defined by DCFCTL[PULSESEL]. The offset counter is also initialized and begins to count down when the active register is loaded. When the counter expires, the blanking window is applied. If the blanking window is currently active, then the blanking window counter is restarted.</p> <p>Reset type: SYSRSn</p> |

14.17.2.74 DCFOFFSETCNT Register (Offset = CAh) [Reset = 0000h]

DCFOFFSETCNT is shown in [Figure 14-166](#) and described in [Table 14-97](#).

Return to the [Summary Table](#).

Digital Compare Filter Offset Counter Register

Figure 14-166. DCFOFFSETCNT Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCFOFFSETCNT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCFOFFSETCNT | | | | | | | |
| R-0h | | | | | | | |

Table 14-97. DCFOFFSETCNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-0 | DCFOFFSETCNT | R | 0h | <p>Blanking Offset Counter</p> <p>These 16-bits are read only and indicate the current value of the offset counter. The counter counts down to zero and then stops until it is re-loaded on the next period or zero event as defined by the DCFCTL[PULSESEL] bit. The offset counter is not affected by the free/soft emulation bits. That is, it will always continue to count down if the device is halted by a emulation stop.</p> <p>Reset type: SYSRSn</p> |

14.17.2.75 DCFWINDOW Register (Offset = CBh) [Reset = 0000h]

DCFWINDOW is shown in [Figure 14-167](#) and described in [Table 14-98](#).

Return to the [Summary Table](#).

Digital Compare Filter Window Register

Figure 14-167. DCFWINDOW Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCFWINDOW | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCFWINDOW | | | | | | | |
| R/W-0h | | | | | | | |

Table 14-98. DCFWINDOW Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|---|
| 15-0 | DCFWINDOW | R/W | 0h | Blanking Window Width 00h: No blanking window is generated. 01-FFFFh: Specifies the width of the blanking window in TBCLK cycles. The blanking window begins when the offset counter expires. When this occurs, the window counter is loaded and begins to count down. If the blanking window is currently active and the offset counter expires, the blanking window counter is not restarted and the blanking window is cut short prematurely. Care should be taken to avoid this situation. The blanking window can cross a PWM period boundary. Reset type: SYSRSn |

14.17.2.76 DCFWINDOWCNT Register (Offset = CCh) [Reset = 0000h]

DCFWINDOWCNT is shown in [Figure 14-168](#) and described in [Table 14-99](#).

Return to the [Summary Table](#).

Digital Compare Filter Window Counter Register

Figure 14-168. DCFWINDOWCNT Register

| | | | | | | | |
|--------------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCFWINDOWCNT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCFWINDOWCNT | | | | | | | |
| R-0h | | | | | | | |

Table 14-99. DCFWINDOWCNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-0 | DCFWINDOWCNT | R | 0h | Blanking Window Counter These 16 bits are read only and indicate the current value of the window counter. The counter counts down to zero and then stops until it is re-loaded when the offset counter reaches zero again. Reset type: SYSRSn |

14.17.2.77 BLANKPULSEMIXSEL Register (Offset = CDh) [Reset = 0000h]

BLANKPULSEMIXSEL is shown in Figure 14-169 and described in Table 14-100.

Return to the [Summary Table](#).

Blanking window trigger pulse select register

Figure 14-169. BLANKPULSEMIXSEL Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | CDD | CDU |
| R-0-0h | | | | | | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CCD | CCU | CBD | CBU | CAD | CAU | PRD | ZRO |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-100. BLANKPULSEMIXSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-10 | RESERVED | R-O | 0h | Reserved |
| 9 | CDD | R/W | 0h | Enable event time-base counter equal to CMPD when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn |
| 8 | CDU | R/W | 0h | Enable event time-base counter equal to CMPD when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn |
| 7 | CCD | R/W | 0h | Enable event time-base counter equal to CMPC when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn |
| 6 | CCU | R/W | 0h | Enable event time-base counter equal to CMPC when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn |
| 5 | CBD | R/W | 0h | Enable event time-base counter equal to CMPB when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn |
| 4 | CBU | R/W | 0h | Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal (BLANKPULSEMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn |
| 3 | CAD | R/W | 0h | Enable event time-base counter equal to CMPA when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn |

Table 14-100. BLANKPULSEMIXSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2 | CAU | R/W | 0h | Enable event time-base counter equal to CMPA when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn |
| 1 | PRD | R/W | 0h | Enable event time-base counter equal to period (TBCTR = TBPRD) to the blanking window trigger (BLANKPULSEMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn |
| 0 | ZRO | R/W | 0h | Enable event time-base counter equal to zero (TBCTR = 0x00) to the blanking window trigger (BLANKPULSEMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn |

14.17.2.78 DCCAP Register (Offset = CFh) [Reset = 0000h]

DCCAP is shown in [Figure 14-170](#) and described in [Table 14-101](#).

Return to the [Summary Table](#).

Digital Compare Counter Capture Register

Figure 14-170. DCCAP Register

| | | | | | | | |
|-------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DCCAP | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DCCAP | | | | | | | |
| R-0h | | | | | | | |

Table 14-101. DCCAP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | DCCAP | R | 0h | <p>Digital Compare Time-Base Counter Capture</p> <p>To enable time-base counter capture, set the DCCAPCTL[CAPE] bit to 1. If enabled, reflects the value of the time-base counter (TBCTR) on the low to high edge transition of a filtered (DCEVTFLT) event. Further capture events are ignored until the next period or zero as selected by the DCFCTL[PULSESEL] bit. Shadowing of DCCAP is enabled and disabled by the DCCAPCTL[SHDWMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> - If DCCAPCTL[SHDWMODE] = 0, then the shadow is enabled. In this mode, the active register is copied to the shadow register on the TBCTR = TBPRD or TBCTR = zero as defined by the DCFCTL[PULSESEL] bit. CPU reads of this register will return the shadow register value. - If DCCAPCTL[SHDWMODE] = 1, then the shadow register is disabled. In this mode, CPU reads will return the active register value. The active and shadow registers share the same memory map address. <p>Reset type: SYSRSn</p> |

14.17.2.79 DCAHTRIPSEL Register (Offset = D2h) [Reset = 0000h]

DCAHTRIPSEL is shown in [Figure 14-171](#) and described in [Table 14-102](#).

Return to the [Summary Table](#).

Digital Compare AH Trip Select

Figure 14-171. DCAHTRIPSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|-------------|-------------|------------|-------------|-------------|-------------|------------|
| RESERVED | TRIPINPUT15 | TRIPINPUT14 | RESERVED | TRIPINPUT12 | TRIPINPUT11 | TRIPINPUT10 | TRIPINPUT9 |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRIPINPUT8 | TRIPINPUT7 | TRIPINPUT6 | TRIPINPUT5 | TRIPINPUT4 | TRIPINPUT3 | TRIPINPUT2 | TRIPINPUT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-102. DCAHTRIPSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | TRIPINPUT15 | R/W | 0h | TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 13 | TRIPINPUT14 | R/W | 0h | TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | TRIPINPUT12 | R/W | 0h | TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 10 | TRIPINPUT11 | R/W | 0h | TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 9 | TRIPINPUT10 | R/W | 0h | TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 8 | TRIPINPUT9 | R/W | 0h | TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 7 | TRIPINPUT8 | R/W | 0h | TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 6 | TRIPINPUT7 | R/W | 0h | TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 5 | TRIPINPUT6 | R/W | 0h | TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |

Table 14-102. DCAHTRIPSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|--|
| 4 | TRIPINPUT5 | R/W | 0h | TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 3 | TRIPINPUT4 | R/W | 0h | TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 2 | TRIPINPUT3 | R/W | 0h | TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 1 | TRIPINPUT2 | R/W | 0h | TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |
| 0 | TRIPINPUT1 | R/W | 0h | TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAH mux Reset type: SYSRSn |

14.17.2.80 DCALTRIPSEL Register (Offset = D3h) [Reset = 0000h]

DCALTRIPSEL is shown in [Figure 14-172](#) and described in [Table 14-103](#).

Return to the [Summary Table](#).

Digital Compare AL Trip Select

Figure 14-172. DCALTRIPSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|-------------|-------------|------------|-------------|-------------|-------------|------------|
| RESERVED | TRIPINPUT15 | TRIPINPUT14 | RESERVED | TRIPINPUT12 | TRIPINPUT11 | TRIPINPUT10 | TRIPINPUT9 |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRIPINPUT8 | TRIPINPUT7 | TRIPINPUT6 | TRIPINPUT5 | TRIPINPUT4 | TRIPINPUT3 | TRIPINPUT2 | TRIPINPUT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-103. DCALTRIPSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | TRIPINPUT15 | R/W | 0h | TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 13 | TRIPINPUT14 | R/W | 0h | TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | TRIPINPUT12 | R/W | 0h | TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 10 | TRIPINPUT11 | R/W | 0h | TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 9 | TRIPINPUT10 | R/W | 0h | TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 8 | TRIPINPUT9 | R/W | 0h | TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 7 | TRIPINPUT8 | R/W | 0h | TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 6 | TRIPINPUT7 | R/W | 0h | TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 5 | TRIPINPUT6 | R/W | 0h | TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |

Table 14-103. DCALTRIPSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|--|
| 4 | TRIPINPUT5 | R/W | 0h | TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 3 | TRIPINPUT4 | R/W | 0h | TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 2 | TRIPINPUT3 | R/W | 0h | TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 1 | TRIPINPUT2 | R/W | 0h | TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 0 | TRIPINPUT1 | R/W | 0h | TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |

14.17.2.81 DCBHTRIPSEL Register (Offset = D4h) [Reset = 0000h]

DCBHTRIPSEL is shown in [Figure 14-173](#) and described in [Table 14-104](#).

Return to the [Summary Table](#).

Digital Compare BH Trip Select

Figure 14-173. DCBHTRIPSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|-------------|-------------|------------|-------------|-------------|-------------|------------|
| RESERVED | TRIPINPUT15 | TRIPINPUT14 | RESERVED | TRIPINPUT12 | TRIPINPUT11 | TRIPINPUT10 | TRIPINPUT9 |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRIPINPUT8 | TRIPINPUT7 | TRIPINPUT6 | TRIPINPUT5 | TRIPINPUT4 | TRIPINPUT3 | TRIPINPUT2 | TRIPINPUT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-104. DCBHTRIPSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | TRIPINPUT15 | R/W | 0h | TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 13 | TRIPINPUT14 | R/W | 0h | TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | TRIPINPUT12 | R/W | 0h | TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 10 | TRIPINPUT11 | R/W | 0h | TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 9 | TRIPINPUT10 | R/W | 0h | TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 8 | TRIPINPUT9 | R/W | 0h | TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 7 | TRIPINPUT8 | R/W | 0h | TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 6 | TRIPINPUT7 | R/W | 0h | TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 5 | TRIPINPUT6 | R/W | 0h | TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |

Table 14-104. DCBHTRIPSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|--|
| 4 | TRIPINPUT5 | R/W | 0h | TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 3 | TRIPINPUT4 | R/W | 0h | TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 2 | TRIPINPUT3 | R/W | 0h | TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 1 | TRIPINPUT2 | R/W | 0h | TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |
| 0 | TRIPINPUT1 | R/W | 0h | TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCBH mux Reset type: SYSRSn |

14.17.2.82 DCBLTRIPSEL Register (Offset = D5h) [Reset = 0000h]

DCBLTRIPSEL is shown in [Figure 14-174](#) and described in [Table 14-105](#).

Return to the [Summary Table](#).

Digital Compare BL Trip Select

Figure 14-174. DCBLTRIPSEL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|-------------|-------------|------------|-------------|-------------|-------------|------------|
| RESERVED | TRIPINPUT15 | TRIPINPUT14 | RESERVED | TRIPINPUT12 | TRIPINPUT11 | TRIPINPUT10 | TRIPINPUT9 |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRIPINPUT8 | TRIPINPUT7 | TRIPINPUT6 | TRIPINPUT5 | TRIPINPUT4 | TRIPINPUT3 | TRIPINPUT2 | TRIPINPUT1 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 14-105. DCBLTRIPSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | TRIPINPUT15 | R/W | 0h | TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 13 | TRIPINPUT14 | R/W | 0h | TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 12 | RESERVED | R/W | 0h | Reserved |
| 11 | TRIPINPUT12 | R/W | 0h | TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 10 | TRIPINPUT11 | R/W | 0h | TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 9 | TRIPINPUT10 | R/W | 0h | TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 8 | TRIPINPUT9 | R/W | 0h | TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 7 | TRIPINPUT8 | R/W | 0h | TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 6 | TRIPINPUT7 | R/W | 0h | TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 5 | TRIPINPUT6 | R/W | 0h | TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |

Table 14-105. DCBLTRIPSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|--|
| 4 | TRIPINPUT5 | R/W | 0h | TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 3 | TRIPINPUT4 | R/W | 0h | TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 2 | TRIPINPUT3 | R/W | 0h | TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 1 | TRIPINPUT2 | R/W | 0h | TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |
| 0 | TRIPINPUT1 | R/W | 0h | TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux Reset type: SYSRSn |

14.17.2.83 EPWMLOCK Register (Offset = FAh) [Reset = 00000000h]

EPWMLOCK is shown in Figure 14-175 and described in Table 14-106.

Return to the [Summary Table](#).

EPWM Lock Register

Figure 14-175. EPWMLOCK Register

| | | | | | | | |
|----------|----|----|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| KEY | | | | | | | |
| R-0/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | DCLOCK | TZCLRLOCK | TZCFGLOCK | GLLOCK | HRLOCK |
| R-0h | | | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h | R/WOnce-0h |

Table 14-106. EPWMLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|---------|-------|---|
| 31-16 | KEY | R-0/W | 0h | <p>Write to this register succeeds only if this field is written with a value of 0xa5a5</p> <p>Note:</p> <ul style="list-style-type: none"> [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored <p>Reset type: SYSRSn</p> |
| 15-5 | RESERVED | R | 0h | Reserved |
| 4 | DCLOCK | R/WOnce | 0h | <p>0:Digital Compare registers from 0xC0 to 0xD9 offsets are protected by EALLOW.</p> <p>1: Digital Compare registers from 0xC0 to 0xD9 offsets are locked and not writable.</p> <p>Reset type: SYSRSn</p> |
| 3 | TZCLRLOCK | R/WOnce | 0h | <p>0:Trip Zone registers from 0x97 to 0x9B offsets are protected by EALLOW.</p> <p>1: Trip Zone registers from 0x97 to 0x9B offsets are locked and not writable.</p> <p>Reset type: SYSRSn</p> |
| 2 | TZCFGLOCK | R/WOnce | 0h | <p>0:TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are protected by EALLOW.</p> <p>1: TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are locked and not writable.</p> <p>Reset type: SYSRSn</p> |
| 1 | GLLOCK | R/WOnce | 0h | <p>0:Global Load registers from 0x34 to 0x35 offsets are protected by EALLOW.</p> <p>1: Global Load registers from 0x34 to 0x35 offsets are locked and not writable</p> <p>Reset type: SYSRSn</p> |

Table 14-106. EPWMLOCK Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | HRLOCK | R/WOnce | 0h | 0: HRPWM registers from 0x20 to 0x2D offsets are protected by EALLOW 1: HRPWM registers from 0x20 and 0x2D offsets are locked and not writable. Reset type: SYSRSn |

14.17.2.84 HWVDELVAL Register (Offset = FDh) [Reset = 0000h]

HWVDELVAL is shown in Figure 14-176 and described in Table 14-107.

Return to the [Summary Table](#).

Hardware Valley Mode Delay Register

Figure 14-176. HWVDELVAL Register

| | | | | | | | |
|-----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| HWVDELVAL | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HWVDELVAL | | | | | | | |
| R-0h | | | | | | | |

Table 14-107. HWVDELVAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|---|
| 15-0 | HWVDELVAL | R | 0h | Hardware Valley Delay Value Register This read only register reflects the hardware delay value calculated by the equations defined in VCAPCTL[VDELAYDIV]. This reflects the latest value from the hardware calculations and can change every time valley capture sequence is triggered and VCAP1 and VCAP2 values are updated. Reset type: SYSRSn |

14.17.2.85 VCNTVAL Register (Offset = FEh) [Reset = 0000h]

VCNTVAL is shown in [Figure 14-177](#) and described in [Table 14-108](#).

Return to the [Summary Table](#).

Hardware Valley Counter Register

Figure 14-177. VCNTVAL Register

| | | | | | | | |
|---------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| VCNTVAL | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VCNTVAL | | | | | | | |
| R-0h | | | | | | | |

Table 14-108. VCNTVAL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 15-0 | VCNTVAL | R | 0h | Valley Time Base Counter Register This register reflects the captured VCNT value upon occurrence of STOPEDGE selected in VCNTCFG register. Reset type: SYSRSn |

14.17.3 Register to Driverlib Function Mapping

14.17.3.1 EPWM Registers to Driverlib Functions

Table 14-109. EPWM Registers to Driverlib Functions

| File | Driverlib Function |
|------------------|--|
| TBCTL | |
| epwm.c | EPWM_setEmulationMode |
| epwm.h | EPWM_setCountModeAfterSync |
| epwm.h | EPWM_setClockPrescaler |
| epwm.h | EPWM_forceSyncPulse |
| epwm.h | EPWM_setOneShotSyncOutTrigger |
| epwm.h | EPWM_setPeriodLoadMode |
| epwm.h | EPWM_enablePhaseShiftLoad |
| epwm.h | EPWM_disablePhaseShiftLoad |
| epwm.h | EPWM_setTimeBaseCounterMode |
| epwm.h | EPWM_selectPeriodLoadEvent |
| epwm.h | EPWM_enableOneShotSync |
| epwm.h | EPWM_disableOneShotSync |
| epwm.h | EPWM_startOneShotSync |
| TBCTL2 | |
| epwm.h | EPWM_selectPeriodLoadEvent |
| epwm.h | EPWM_enableOneShotSync |
| epwm.h | EPWM_disableOneShotSync |
| epwm.h | EPWM_startOneShotSync |
| SYNCPULSE | |
| epwm.h | EPWM_setSyncInPulseSource |
| TBCTR | |
| epwm.h | EPWM_setTimeBaseCounter |
| epwm.h | EPWM_getTimeBaseCounterValue |
| TBSTS | |
| epwm.h | EPWM_getTimeBaseCounterOverflowStatus |
| epwm.h | EPWM_clearTimeBaseCounterOverflowEvent |
| epwm.h | EPWM_getSyncStatus |
| epwm.h | EPWM_clearSyncEvent |
| epwm.h | EPWM_getTimeBaseCounterDirection |
| SYNCOUPLE | |
| epwm.h | EPWM_enableSyncOutPulseSource |
| epwm.h | EPWM_disableSyncOutPulseSource |
| TBCTL3 | |
| epwm.h | EPWM_setOneShotSyncOutTrigger |
| CMPCTL | |
| epwm.h | EPWM_setCounterCompareShadowLoadMode |
| epwm.h | EPWM_disableCounterCompareShadowLoadMode |
| epwm.h | EPWM_getCounterCompareShadowStatus |
| CMPCTL2 | |
| epwm.h | EPWM_setCounterCompareShadowLoadMode |
| epwm.h | EPWM_disableCounterCompareShadowLoadMode |

Table 14-109. EPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|---|
| DBCTL | |
| epwm.h | EPWM_setDeadBandOutputSwapMode |
| epwm.h | EPWM_setDeadBandDelayMode |
| epwm.h | EPWM_setDeadBandDelayPolarity |
| epwm.h | EPWM_setRisingEdgeDeadBandDelayInput |
| epwm.h | EPWM_setFallingEdgeDeadBandDelayInput |
| epwm.h | EPWM_setDeadBandControlShadowLoadMode |
| epwm.h | EPWM_disableDeadBandControlShadowLoadMode |
| epwm.h | EPWM_setRisingEdgeDelayCountShadowLoadMode |
| epwm.h | EPWM_disableRisingEdgeDelayCountShadowLoadMode |
| epwm.h | EPWM_setFallingEdgeDelayCountShadowLoadMode |
| epwm.h | EPWM_disableFallingEdgeDelayCountShadowLoadMode |
| epwm.h | EPWM_setDeadBandCounterClock |
| DBCTL2 | |
| epwm.h | EPWM_setDeadBandControlShadowLoadMode |
| epwm.h | EPWM_disableDeadBandControlShadowLoadMode |
| AQCTL | |
| epwm.h | EPWM_setActionQualifierShadowLoadMode |
| epwm.h | EPWM_disableActionQualifierShadowLoadMode |
| epwm.h | EPWM_setActionQualifierAction |
| epwm.h | EPWM_setActionQualifierActionComplete |
| epwm.h | EPWM_setAdditionalActionQualifierActionComplete |
| AQTSRCSEL | |
| epwm.h | EPWM_setActionQualifierT1TriggerSource |
| epwm.h | EPWM_setActionQualifierT2TriggerSource |
| PCCTL | |
| epwm.h | EPWM_enableChopper |
| epwm.h | EPWM_disableChopper |
| epwm.h | EPWM_setChopperDutyCycle |
| epwm.h | EPWM_setChopperFreq |
| epwm.h | EPWM_setChopperFirstPulseWidth |
| VCAPCTL | |
| epwm.h | EPWM_enableValleyCapture |
| epwm.h | EPWM_disableValleyCapture |
| epwm.h | EPWM_startValleyCapture |
| epwm.h | EPWM_setValleyTriggerSource |
| epwm.h | EPWM_enableValleyHWDelay |
| epwm.h | EPWM_disableValleyHWDelay |
| epwm.h | EPWM_setValleyDelayDivider |
| VCNTCFG | |
| epwm.h | EPWM_setValleyTriggerEdgeCounts |
| epwm.h | EPWM_getValleyEdgeStatus |
| HRCNFG | |
| - | |
| HRPWR | |

Table 14-109. EPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------|---|
| - | |
| HRMSTEP | |
| - | |
| HRCNFG2 | |
| - | |
| HRPCTL | |
| - | |
| TRREM | |
| - | |
| GLDCTL | |
| epwm.h | EPWM_enableGlobalLoad |
| epwm.h | EPWM_disableGlobalLoad |
| epwm.h | EPWM_setGlobalLoadTrigger |
| epwm.h | EPWM_setGlobalLoadEventPrescale |
| epwm.h | EPWM_getGlobalLoadEventCount |
| epwm.h | EPWM_disableGlobalLoadOneShotMode |
| epwm.h | EPWM_enableGlobalLoadOneShotMode |
| epwm.h | EPWM_setGlobalLoadOneShotLatch |
| epwm.h | EPWM_forceGlobalLoadOneShotEvent |
| GLDCFG | |
| epwm.h | EPWM_enableGlobalLoadRegisters |
| epwm.h | EPWM_disableGlobalLoadRegisters |
| XLINK | |
| epwm.h | EPWM_setupEPWMLinks |
| AQCTLA | |
| epwm.h | EPWM_setActionQualifierAction |
| epwm.h | EPWM_setActionQualifierActionComplete |
| epwm.h | EPWM_setAdditionalActionQualifierActionComplete |
| AQCTLA2 | |
| epwm.h | EPWM_setActionQualifierAction |
| epwm.h | EPWM_setAdditionalActionQualifierActionComplete |
| AQCTLB | |
| - | See AQCTLA |
| AQCTLB2 | |
| - | See AQCTLA2 |
| AQSFR | |
| epwm.h | EPWM_setActionQualifierContSWForceShadowMode |
| epwm.h | EPWM_setActionQualifierSWAction |
| epwm.h | EPWM_forceActionQualifierSWAction |
| AQCSFR | |
| epwm.h | EPWM_setActionQualifierContSWForceAction |
| DBREDHR | |
| - | |
| DBRED | |
| epwm.h | EPWM_setRisingEdgeDelayCount |

Table 14-109. EPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|--|
| DBFEDHR | |
| - | |
| DBFED | |
| epwm.h | EPWM_setFallingEdgeDelayCount |
| TBPHS | |
| epwm.h | EPWM_setPhaseShift |
| TBPRDHR | |
| - | |
| TBPRD | |
| epwm.h | EPWM_setTimeBasePeriod |
| epwm.h | EPWM_getTimeBasePeriod |
| CMPA | |
| epwm.h | EPWM_setCounterCompareValue |
| epwm.h | EPWM_getCounterCompareValue |
| CMPB | |
| - | See CMPA |
| CMPC | |
| epwm.h | EPWM_setCounterCompareShadowLoadMode |
| epwm.h | EPWM_disableCounterCompareShadowLoadMode |
| epwm.h | EPWM_getCounterCompareShadowStatus |
| CMPD | |
| - | See CMPC |
| GLDCTL2 | |
| epwm.h | EPWM_setGlobalLoadOneShotLatch |
| epwm.h | EPWM_forceGlobalLoadOneShotEvent |
| SWVDELVAL | |
| epwm.h | EPWM_setValleySWDelayValue |
| TZSEL | |
| epwm.h | EPWM_enableTripZoneSignals |
| epwm.h | EPWM_disableTripZoneSignals |
| TZDCSEL | |
| epwm.h | EPWM_setTripZoneDigitalCompareEventCondition |
| TZCTL | |
| epwm.h | EPWM_enableTripZoneAdvAction |
| epwm.h | EPWM_disableTripZoneAdvAction |
| epwm.h | EPWM_setTripZoneAction |
| epwm.h | EPWM_setTripZoneAdvAction |
| epwm.h | EPWM_setTripZoneAdvDigitalCompareActionA |
| epwm.h | EPWM_setTripZoneAdvDigitalCompareActionB |
| TZCTL2 | |
| epwm.h | EPWM_enableTripZoneAdvAction |
| epwm.h | EPWM_disableTripZoneAdvAction |
| epwm.h | EPWM_setTripZoneAdvAction |
| epwm.h | EPWM_setTripZoneAdvDigitalCompareActionA |
| epwm.h | EPWM_setTripZoneAdvDigitalCompareActionB |

Table 14-109. EPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------|---|
| TZCTLDCA | |
| epwm.h | EPWM_setTripZoneAdvDigitalCompareActionA |
| TZCTLDCB | |
| epwm.h | EPWM_setTripZoneAdvDigitalCompareActionB |
| TZEINT | |
| epwm.h | EPWM_enableTripZoneInterrupt |
| epwm.h | EPWM_disableTripZoneInterrupt |
| TZFLG | |
| epwm.h | EPWM_getTripZoneFlagStatus |
| TZCBCFLG | |
| epwm.h | EPWM_getCycleByCycleTripZoneFlagStatus |
| TZOSTFLG | |
| epwm.h | EPWM_getOneShotTripZoneFlagStatus |
| TZCLR | |
| epwm.h | EPWM_selectCycleByCycleTripZoneClearEvent |
| epwm.h | EPWM_clearTripZoneFlag |
| TZCBCCLR | |
| epwm.h | EPWM_clearCycleByCycleTripZoneFlag |
| TZOSTCLR | |
| epwm.h | EPWM_clearOneShotTripZoneFlag |
| TZFR | |
| epwm.h | EPWM_forceTripZoneEvent |
| ETSEL | |
| epwm.h | EPWM_enableInterrupt |
| epwm.h | EPWM_disableInterrupt |
| epwm.h | EPWM_setInterruptSource |
| epwm.h | EPWM_enableADCTrigger |
| epwm.h | EPWM_disableADCTrigger |
| epwm.h | EPWM_setADCTriggerSource |
| ETPS | |
| epwm.h | EPWM_setInterruptEventCount |
| epwm.h | EPWM_setADCTriggerEventPrescale |
| ETFLG | |
| epwm.h | EPWM_getEventTriggerInterruptStatus |
| epwm.h | EPWM_getADCTriggerFlagStatus |
| ETCLR | |
| epwm.h | EPWM_clearEventTriggerInterruptFlag |
| epwm.h | EPWM_clearADCTriggerFlag |
| ETFRC | |
| epwm.h | EPWM_forceEventTriggerInterrupt |
| epwm.h | EPWM_forceADCTrigger |
| ETINTPS | |
| epwm.h | EPWM_setInterruptEventCount |
| epwm.h | EPWM_getInterruptEventCount |
| ETSOCPS | |

Table 14-109. EPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------|---|
| epwm.h | EPWM_setADCTriggerEventPrescale |
| epwm.h | EPWM_getADCTriggerEventCount |
| ETCNTINITCTL | |
| epwm.h | EPWM_enableInterruptEventCountInit |
| epwm.h | EPWM_disableInterruptEventCountInit |
| epwm.h | EPWM_forceInterruptEventCountInit |
| epwm.h | EPWM_enableADCTriggerEventCountInit |
| epwm.h | EPWM_disableADCTriggerEventCountInit |
| epwm.h | EPWM_forceADCTriggerEventCountInit |
| ETCNTINIT | |
| epwm.h | EPWM_enableInterruptEventCountInit |
| epwm.h | EPWM_disableInterruptEventCountInit |
| epwm.h | EPWM_forceInterruptEventCountInit |
| epwm.h | EPWM_setInterruptEventCountInitValue |
| epwm.h | EPWM_enableADCTriggerEventCountInit |
| epwm.h | EPWM_disableADCTriggerEventCountInit |
| epwm.h | EPWM_forceADCTriggerEventCountInit |
| epwm.h | EPWM_setADCTriggerEventCountInitValue |
| DCTRIPSEL | |
| epwm.h | EPWM_selectDigitalCompareTripInput |
| epwm.h | EPWM_enableDigitalCompareTripCombinationInput |
| DCACTL | |
| epwm.h | EPWM_setDigitalCompareEventSource |
| epwm.h | EPWM_setDigitalCompareEventSyncMode |
| epwm.h | EPWM_enableDigitalCompareADCTrigger |
| epwm.h | EPWM_disableDigitalCompareADCTrigger |
| epwm.h | EPWM_enableDigitalCompareSyncEvent |
| epwm.h | EPWM_disableDigitalCompareSyncEvent |
| epwm.h | EPWM_setDigitalCompareCBCLatchMode |
| epwm.h | EPWM_selectDigitalCompareCBCLatchClearEvent |
| epwm.h | EPWM_getDigitalCompareCBCLatchStatus |
| DCBCTL | |
| - | See DCACTL |
| DCFCTL | |
| epwm.h | EPWM_enableDigitalCompareBlankingWindow |
| epwm.h | EPWM_disableDigitalCompareBlankingWindow |
| epwm.h | EPWM_enableDigitalCompareWindowInverseMode |
| epwm.h | EPWM_disableDigitalCompareWindowInverseMode |
| epwm.h | EPWM_setDigitalCompareBlankingEvent |
| epwm.h | EPWM_setDigitalCompareFilterInput |
| epwm.h | EPWM_enableDigitalCompareEdgeFilter |
| epwm.h | EPWM_disableDigitalCompareEdgeFilter |
| epwm.h | EPWM_setDigitalCompareEdgeFilterMode |
| epwm.h | EPWM_setDigitalCompareEdgeFilterEdgeCount |
| epwm.h | EPWM_getDigitalCompareEdgeFilterEdgeCount |

Table 14-109. EPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------------|---|
| epwm.h | EPWM_getDigitalCompareEdgeFilterEdgeStatus |
| DCCAPCTL | |
| epwm.h | EPWM_enableDigitalCompareCounterCapture |
| epwm.h | EPWM_disableDigitalCompareCounterCapture |
| epwm.h | EPWM_setDigitalCompareCounterShadowMode |
| epwm.h | EPWM_getDigitalCompareCaptureStatus |
| epwm.h | EPWM_clearDigitalCompareCaptureStatusFlag |
| epwm.h | EPWM_configureDigitalCompareCounterCaptureMode |
| DCFOFFSET | |
| epwm.h | EPWM_setDigitalCompareWindowOffset |
| epwm.h | EPWM_getDigitalCompareBlankingWindowOffsetCount |
| DCFOFFSETCNT | |
| epwm.h | EPWM_getDigitalCompareBlankingWindowOffsetCount |
| DCFWINDOW | |
| epwm.h | EPWM_setDigitalCompareWindowLength |
| epwm.h | EPWM_getDigitalCompareBlankingWindowLengthCount |
| DCFWINDOWCNT | |
| epwm.h | EPWM_getDigitalCompareBlankingWindowLengthCount |
| BLANKPULSEMIXSEL | |
| - | |
| DCCAP | |
| epwm.h | EPWM_enableDigitalCompareCounterCapture |
| epwm.h | EPWM_disableDigitalCompareCounterCapture |
| epwm.h | EPWM_setDigitalCompareCounterShadowMode |
| epwm.h | EPWM_getDigitalCompareCaptureStatus |
| epwm.h | EPWM_clearDigitalCompareCaptureStatusFlag |
| epwm.h | EPWM_configureDigitalCompareCounterCaptureMode |
| epwm.h | EPWM_getDigitalCompareCaptureCount |
| DCAHTRIPSEL | |
| epwm.h | EPWM_enableDigitalCompareTripCombinationInput |
| epwm.h | EPWM_disableDigitalCompareTripCombinationInput |
| DCALTRIPSEL | |
| - | See DCAHTRIPSEL |
| DCBHTRIPSEL | |
| - | See DCAHTRIPSEL |
| DCBLTRIPSEL | |
| - | See DCAHTRIPSEL |
| LOCK | |
| epwm.h | EPWM_lockRegisters |
| HWVDELVAL | |
| epwm.h | EPWM_getValleyHWDelay |
| VCNTVAL | |
| epwm.h | EPWM_getValleyCount |

14.17.3.2 HRPWM Registers to Driverlib Functions
Table 14-110. HRPWM Registers to Driverlib Functions

| File | Driverlib Function |
|----------------------|--|
| TBCTL | |
| - | |
| TBCTL2 | |
| - | |
| EPWMSYNCINSEL | |
| - | |
| TBCTR | |
| - | |
| TBSTS | |
| - | |
| EPWMSYNCOUTEN | |
| - | |
| TBCTL3 | |
| - | |
| CMPCTL | |
| - | |
| CMPCTL2 | |
| - | |
| DBCTL | |
| - | |
| DBCTL2 | |
| - | |
| AQCTL | |
| - | |
| AQTSRCSEL | |
| - | |
| PCCTL | |
| - | |
| VCAPCTL | |
| - | |
| VCNTCFG | |
| - | |
| HRCNFG | |
| hrpwm.h | HRPWM_SetMEPEdgeSelect |
| hrpwm.h | HRPWM_SetMEPControlMode |
| hrpwm.h | HRPWM_SetCounterCompareShadowLoadEvent |
| hrpwm.h | HRPWM_SetOutputSwapMode |
| hrpwm.h | HRPWM_SetChannelBOutputPath |
| hrpwm.h | HRPWM_EnableAutoConversion |
| hrpwm.h | HRPWM_DisableAutoConversion |
| hrpwm.h | HRPWM_SetDeadbandMEPEdgeSelect |
| hrpwm.h | HRPWM_SetRisingEdgeDelayLoadMode |
| hrpwm.h | HRPWM_SetFallingEdgeDelayLoadMode |
| HRPWR | |

Table 14-110. HRPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|------------------------------------|
| - | |
| HRMSTEP | |
| hrpwm.h | HRPWM_SetMEPStep |
| HRCNFG2 | |
| hrpwm.h | HRPWM_SetDeadbandMEPEdgeSelect |
| hrpwm.h | HRPWM_SetRisingEdgeDelayLoadMode |
| hrpwm.h | HRPWM_SetFallingEdgeDelayLoadMode |
| HRPCTL | |
| hrpwm.h | HRPWM_EnablePeriodControl |
| hrpwm.h | HRPWM_DisablePeriodControl |
| hrpwm.h | HRPWM_EnablePhaseShiftLoad |
| hrpwm.h | HRPWM_DisablePhaseShiftLoad |
| hrpwm.h | HRPWM_SetSyncPulseSource |
| TRREM | |
| hrpwm.h | HRPWM_SetTranslatorRemainder |
| GLDCTL | |
| - | |
| GLDCFG | |
| - | |
| EPWMXLINK | |
| - | |
| AQCTLA | |
| - | |
| AQCTLA2 | |
| - | |
| AQCTLB | |
| - | |
| AQCTLB2 | |
| - | |
| AQSFR | |
| - | |
| AQCSFR | |
| - | |
| DBREDHR | |
| hrpwm.h | HRPWM_SetRisingEdgeDelay |
| hrpwm.h | HRPWM_SetHiResRisingEdgeDelayOnly |
| DBRED | |
| hrpwm.h | HRPWM_SetRisingEdgeDelay |
| hrpwm.h | HRPWM_SetHiResRisingEdgeDelayOnly |
| DBFEDHR | |
| hrpwm.h | HRPWM_SetFallingEdgeDelay |
| hrpwm.h | HRPWM_SetHiResFallingEdgeDelayOnly |
| DBFED | |
| hrpwm.h | HRPWM_SetFallingEdgeDelay |
| hrpwm.h | HRPWM_SetHiResFallingEdgeDelayOnly |

Table 14-110. HRPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|---------------------------------------|
| TBPHS | |
| hrpwm.h | HRPWM_SetPhaseShift |
| hrpwm.h | HRPWM_SetHiResPhaseShiftOnly |
| TBPRDHR | |
| hrpwm.h | HRPWM_SetTimeBasePeriod |
| hrpwm.h | HRPWM_SetHiResTimeBasePeriodOnly |
| hrpwm.h | HRPWM_GetTimeBasePeriod |
| hrpwm.h | HRPWM_GetHiResTimeBasePeriodOnly |
| TBPRD | |
| hrpwm.h | HRPWM_SetTimeBasePeriod |
| hrpwm.h | HRPWM_SetHiResTimeBasePeriodOnly |
| hrpwm.h | HRPWM_GetTimeBasePeriod |
| hrpwm.h | HRPWM_GetHiResTimeBasePeriodOnly |
| CMPA | |
| hrpwm.h | HRPWM_SetCounterCompareValue |
| hrpwm.h | HRPWM_SetHiResCounterCompareValueOnly |
| hrpwm.h | HRPWM_GetCounterCompareValue |
| hrpwm.h | HRPWM_GetHiResCounterCompareValueOnly |
| CMPB | |
| hrpwm.h | HRPWM_SetCounterCompareValue |
| hrpwm.h | HRPWM_SetHiResCounterCompareValueOnly |
| hrpwm.h | HRPWM_GetCounterCompareValue |
| hrpwm.h | HRPWM_GetHiResCounterCompareValueOnly |
| CMPC | |
| - | |
| CMPD | |
| - | |
| GLDCTL2 | |
| - | |
| SWVDELVAL | |
| - | |
| TZSEL | |
| - | |
| TZDCSEL | |
| - | |
| TZCTL | |
| - | |
| TZCTL2 | |
| - | |
| TZCTLDCA | |
| - | |
| TZCTLDCB | |
| - | |
| TZEINT | |
| - | |

Table 14-110. HRPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------|--------------------|
| TZFLG | |
| - | |
| TZCBCFLG | |
| - | |
| TZOSTFLG | |
| - | |
| TZCLR | |
| - | |
| TZCBCCLR | |
| - | |
| TZOSTCLR | |
| - | |
| TZFRC | |
| - | |
| ETSEL | |
| - | |
| ETPS | |
| - | |
| ETFLG | |
| - | |
| ETCLR | |
| - | |
| ETFRC | |
| - | |
| ETINTPS | |
| - | |
| ETSOCPS | |
| - | |
| ETCNTINITCTL | |
| - | |
| ETCNTINIT | |
| - | |
| DCTRIPSEL | |
| - | |
| DCACTL | |
| - | |
| DCBCTL | |
| - | |
| DCFCTL | |
| - | |
| DCCAPCTL | |
| - | |
| DCFOFFSET | |
| - | |
| DCFOFFSETCNT | |

Table 14-110. HRPWM Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------------|---------------------|
| - | |
| DCFWINDOW | |
| - | |
| DCFWINDOWCNT | |
| - | |
| BLANKPULSEMIXSEL | |
| - | |
| DCCAP | |
| - | |
| DCAHTRIPSEL | |
| - | |
| DCALTRIPSEL | |
| - | |
| DCBHTRIPSEL | |
| - | |
| DCBLTRIPSEL | |
| - | |
| EPWMLOCK | |
| hrpwm.h | HRPWM_lockRegisters |
| HWVDELVAL | |
| - | |
| VCNTVAL | |
| - | |

Chapter 15
Enhanced Capture (eCAP)



This chapter describes the enhanced capture (eCAP) module, which is used in systems where accurate timing of external events is important.

The enhanced capture (eCAP) module is a Type 2 eCAP. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with an eCAP module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

| | |
|---|-------------|
| 15.1 Introduction..... | 1598 |
| 15.2 Description..... | 1599 |
| 15.3 Configuring Device Pins for the eCAP..... | 1599 |
| 15.4 Capture and APWM Operating Mode..... | 1602 |
| 15.5 Capture Mode Description..... | 1604 |
| 15.6 Application of the eCAP Module..... | 1612 |
| 15.7 Application of the APWM Mode..... | 1616 |
| 15.8 Software..... | 1617 |
| 15.9 eCAP Registers..... | 1618 |

15.1 Introduction

15.1.1 Features

The features of the eCAP module include:

- Speed measurements of rotating machinery (for example, toothed sprockets sensed by way of Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

The eCAP module features described in this chapter include:

- 4-event time-stamp registers (each 32 bits)
- Edge polarity selection for up to four sequenced time-stamp capture events
- Interrupt on either of the four events
- Single-shot capture of up to four event time-stamps
- Continuous mode capture of time stamps in a four-deep circular buffer
- Absolute time-stamp capture
- Difference (Delta) mode time-stamp capture
- When not used in capture mode, the eCAP module can be configured as a single-channel PWM output

The capture functionality of the Type 1 eCAP is enhanced from the Type 0 eCAP with the following added features:

- Event filter reset bit
 - Writing a 1 to ECCTL2[CTRFILTRESET] clears the event filter, the modulo counter, and any pending interrupt flags. Resetting the bit is useful for initialization and debug.
- Modulo counter status bits
 - The modulo counter (ECCTL2 [MODCNTRSTS]) indicates which capture register is loaded next. In the Type 0 eCAP, to know the current state of the modulo counter was not possible
- Input multiplexer
 - ECCTL0 [INPUTSEL] selects one of 128 input signals, which are detailed in [Section 15.3](#).
- EALLOW protection
 - EALLOW protection was added to critical registers. To maintain software compatibility with Type-0, configure DEV_CFG_REGS.ECAPTYPE to make these registers unprotected.

The capture functionality of the Type 2 eCAP is enhanced from the Type 1 eCAP with the following added features:

- Added ECAPxSYNCINSEL register
 - ECAPxSYNCINSEL register is added for each eCAP to select an external SYNCIN. Every eCAP can have a separate SYNCIN signal.

15.1.2 ECAP Related Collateral

Foundational Materials

- [C2000 Academy - ECAP](#)

Getting Started Materials

- [Leveraging High Resolution Capture \(HRCAP\) for Single Wire Data Transfer Application Report](#)

15.2 Description

The eCAP module represents one complete capture channel that can be instantiated multiple times, depending on the target device. In the context of this guide, one eCAP channel has the following independent key resources:

- Capture inputs can be connected using the Input X-BAR
- 128:1 input multiplexer
- Output X-BAR is used to configure output in APWM mode
- 32-bit time base (counter)
- 4 x 32-bit time-stamp capture registers (CAP1-CAP4)
- Four-stage sequencer (modulo4 counter) that is synchronized to external events, eCAP pin rising/falling edges.
- Modulo counter status register (MODCNRSTS) to indicate sequencer state
- Independent edge polarity (rising/falling edge) selection for all four events
- Input capture signal prescaling (from 2-62 or bypass)
- One-shot compare register (two bits) to freeze captures after 1-4 time-stamp events
- Control for continuous time-stamp captures using a four-deep circular buffer (CAP1-CAP4) scheme
- Ability to reset event filter, modulo counter, and interrupt flags
- Interrupt capabilities on any of the four capture events
- EALLOW protection to control registers

15.3 Configuring Device Pins for the eCAP

The Input X-BAR connects the device pins to the module as input. Any GPIO on the device can be configured as an input. The GPIO input qualification can be set to synchronous or asynchronous mode by setting the GPxQSELn register bits. Using synchronized inputs can help with noise immunity but affects the eCAP accuracy by ± 2 cycles. The internal pull-ups can be configured in the GPyPUD register. Since the GPIO mode is used, the GPyINV register can invert the signals.

New to the Type 1 eCAP module, a 128:1 input multiplexer must also be configured (see [Figure 15-3](#)). This multiplexer can select a variety of inputs detailed in [Table 15-1](#) by configuring ECCTL0.INPUTSEL.

Table 15-1. eCAP Input Selection

| Selection of ECAP Input | ECAP1 INDEX | ECAP2 INDEX | ECAP3 INDEX |
|--------------------------------|--------------------|--------------------|--------------------|
| INPUTXBAR1 | 0 | 0 | 0 |
| INPUTXBAR2 | 1 | 1 | 1 |
| INPUTXBAR3 | 2 | 2 | 2 |
| INPUTXBAR4 | 3 | 3 | 3 |
| INPUTXBAR5 | 4 | 4 | 4 |
| INPUTXBAR6 | 5 | 5 | 5 |
| INPUTXBAR7 | 6 | 6 | 6 |
| INPUTXBAR8 | 7 | 7 | 7 |
| INPUTXBAR9 | 8 | 8 | 8 |
| INPUTXBAR10 | 9 | 9 | 9 |
| INPUTXBAR11 | 10 | 10 | 10 |
| INPUTXBAR12 | 11 | 11 | 11 |
| INPUTXBAR13 | 12 | 12 | 12 |
| INPUTXBAR14 | 13 | 13 | 13 |
| INPUTXBAR15 | 14 | 14 | 14 |
| INPUTXBAR16 | 15 | 15 | 15 |
| Reserved | 16-19 | 16-19 | 16-19 |
| CANA_INTO | 20 | 20 | 20 |
| Reserved | 21-23 | 21-23 | 21-23 |
| OUTPUTXBAR1 | 24 | 24 | 24 |
| OUTPUTXBAR2 | 25 | 25 | 25 |
| OUTPUTXBAR3 | 26 | 26 | 26 |
| OUTPUTXBAR4 | 27 | 27 | 27 |
| OUTPUTXBAR5 | 28 | 28 | 28 |
| OUTPUTXBAR6 | 29 | 29 | 29 |
| OUTPUTXBAR7 | 30 | 30 | 30 |
| OUTPUTXBAR8 | 31 | 31 | 31 |
| Reserved | 32-35 | 32-35 | 32-35 |
| ADCCEVT1 | 36 | 36 | 36 |
| ADCCEVT2 | 37 | 37 | 37 |
| ADCCEVT3 | 38 | 38 | 38 |
| ADCCEVT4 | 39 | 39 | 39 |
| Reserved | 40-43 | 40-43 | 40-43 |
| ADCAEVT1 | 44 | 44 | 44 |
| ADCAEVT2 | 45 | 45 | 45 |
| ADCAEVT3 | 46 | 46 | 46 |
| ADCAEVT4 | 47 | 47 | 47 |
| Reserved | 48-95 | 48-95 | 48-95 |

Table 15-1. eCAP Input Selection (continued)

| Selection of ECAP Input | ECAP1 INDEX | ECAP2 INDEX | ECAP3 INDEX |
|--------------------------------|--------------------|--------------------|--------------------|
| CMPSS1_CTRIPL | 96 | 96 | 96 |
| CMPSS2_CTRIPL | 97 | 97 | 97 |
| CMPSS3_CTRIPL | 98 | 98 | 98 |
| CMPSS4_CTRIPL | 99 | 99 | 99 |
| Reserved | 100-107 | 100-107 | 100-107 |
| CMPSS1_CTRIPH | 108 | 108 | 108 |
| CMPSS2_CTRIPH | 109 | 109 | 109 |
| CMPSS3_CTRIPH | 110 | 110 | 110 |
| CMPSS4_CTRIPH | 111 | 111 | 111 |
| Reserved | 112-114 | 112-114 | 112-114 |
| GPIO8 | 115 | 115 | 115 |
| GPIO9 | 116 | 116 | 116 |
| GPIO22 | 117 | 117 | 117 |
| GPIO23 | 118 | 118 | 118 |
| Reserved | 119 | 119 | 119 |
| CMPSS1_CTRIPH_OR_CTRIPL | 120 | 120 | 120 |
| CMPSS2_CTRIPH_OR_CTRIPL | 121 | 121 | 121 |
| CMPSS3_CTRIPH_OR_CTRIPL | 122 | 122 | 122 |
| CMPSS4_CTRIPH_OR_CTRIPL | 123 | 123 | 123 |
| Reserved | 124-126 | 124-126 | 124-126 |
| INPUTXBAR7 | 127 | Reserved | Reserved |
| INPUTXBAR8 | Reserved | 127 | Reserved |
| INPUTXBAR9 | Reserved | Reserved | 127 |

The Output X-BAR must be used to connect output signals to the OUTPUTXBARx output locations. The GPIO mux must then be configured to connect the OUTPUTXBARx lines to any of several IO pins with the GPIO mux. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux, GPIO settings, and XBAR configuration.



Note

ECAPxIN has to be at least $2 \times$ SYSCLK-cycles wide to be properly captured by the eCAP module; otherwise, the input pulse can get missed from sampling by the SYSCLK.

15.4 Capture and APWM Operating Mode

Use the eCAP module resources to implement a single-channel PWM generator (with 32-bit capabilities) when the eCAP module is not being used for input captures. The counter operates in count-up mode, providing a time-base for asymmetrical pulse width modulation (PWM) waveforms. The CAP1 and CAP2 registers become the active period and compare registers, respectively, while CAP3 and CAP4 registers become the period and compare shadow registers, respectively. [Figure 15-1](#) is a high-level view of both the capture and auxiliary pulse-width modulator (APWM) modes of operation.

[Figure 15-2](#) further describes the output of the eCAP in APWM mode based on the CMP and PRD values.



- A single pin is shared between CAP and APWM functions. In capture mode, the pin is an input; in APWM mode, the pin is an output.
- In APWM mode, writing any value to CAP1/CAP2 active registers also writes the same value to the corresponding shadow registers CAP3/CAP4. This emulates immediate mode. Writing to the shadow registers CAP3/CAP4 invokes the shadow mode.

Figure 15-1. Capture and APWM Modes of Operation




Figure 15-2. Counter Compare and PRD Effects on the eCAP Output in APWM Mode

15.5 Capture Mode Description

Figure 15-3 shows the various components that implement the capture function.





Figure 15-3. eCAP Block Diagram

- A. The HRCAP submodule is not available on all eCAP modules; in this case, the high-resolution muxes and hardware are not implemented.

15.5.1 Event Prescaler

An input capture signal (pulse train) can be prescaled by $N = 2-62$ (in multiples of 2) or can bypass the prescaler. This is useful when very high frequency signals are used as inputs. [Figure 15-4](#) shows a functional diagram and [Figure 15-5](#) shows the operation of the prescale function. The event prescaler can be reset by setting the ECCTL2.CTRFILTRESET register bit.



- A. When a prescale value of 1 is chosen ($ECCTL1[13:9] = 0,0,0,0,0$), the input capture signal bypasses the prescale logic completely.
- B. The first Rise edge after Prescale configuration change is not passed to Capture logic, prescaler value takes into effect on the second rising edge after the configuration.

Figure 15-4. Event Prescale Control




Figure 15-5. Prescale Function Waveforms

15.5.2 Edge Polarity Select and Qualifier

Functionality and features include:

- Four independent edge polarity (rising edge/falling edge) selection muxes are used, one for each capture event.
- Each edge (up to 4) is event qualified by the Modulo4 sequencer.
- The edge event is gated to the respective CAPx register by the Mod4 counter. The CAPx register is loaded on the falling edge.

15.5.3 Continuous/One-Shot Control

Operation of eCAP in Continuous/One-Shot mode:

- The Mod4 (2-bit) counter is incremented using edge qualified events (CEVT1-CEVT4).
- The Mod4 counter continues counting (0->1->2->3->0) and wraps around unless stopped.
- During one-shot operation, a 2-bit stop register (STOP_WRAP) is used to compare the Mod4 counter output, and when equal, stops the Mod4 counter and inhibits further loads of the CAP1-CAP4 registers. In this mode, if TSCCTR counter is configured to reset on capture event (CEVTx) by configuring ECCTL1.CTRRSTx bit, the operation still keeps resetting the TSCCTR counter on capture event (CEVTx) after the STOP_WRAP value is reached and re-arm (REARM) has not occurred.

The continuous/one-shot block controls the start, stop and reset (zero) functions of the Mod4 counter, using a mono-shot type of action that can be triggered by the stop-value comparator and re-armed using software control.

Once armed, the eCAP module waits for 1-4 (defined by stop-value) capture events before freezing both the Mod4 counter and contents of CAP1-4 registers (time stamps).

Re-arming prepares the eCAP module for another capture sequence. Also, re-arming clears (to zero) the Mod4 counter and permits loading of CAP1-4 registers again, providing the CAPLDEN bit is set.

In continuous mode, the Mod4 counter continues to run (0->1->2->3->0), the one-shot action is ignored, and capture values continue to be written to CAP1-4 in a circular buffer sequence.




Figure 15-6. Details of the Continuous/One-shot Block

15.5.4 32-Bit Counter and Phase Control

This counter provides the time-base for event captures, and is clocked using the system clock.

A phase register is provided to achieve synchronization with other counters using a hardware and software forced sync. This is useful in APWM mode when a phase offset between modules is needed.

On any of the four event loads, an option to reset the 32-bit counter is given. This is useful for time difference capture. The 32-bit counter value is captured first, then the counter value is reset to 0 by any of the LD1-LD4 signals.

15.5.5 CAP1-CAP4 Registers

These 32-bit registers are supplied by the 32-bit counter timer bus, CTR[0-31], and are loaded (capture a time-stamp) when the respective LD inputs are strobed.

Control bit CAPLDEN can inhibit loading of the capture registers. During one-shot operation, this bit is cleared (loading is inhibited) automatically when a stop condition occurs, StopValue = Mod4.

CAP1 and CAP2 registers become the active period and compare registers, respectively, in APWM mode.

CAP3 and CAP4 registers become the respective shadow registers (APRD and ACMP) for CAP1 and CAP2 during APWM operation.

15.5.6 eCAP Synchronization

eCAP modules can be synchronized with each other by selecting a common SYNCIN source. SYNCIN source for eCAP can be either software sync-in or external sync-in. The external sync-in signal can come from eCAP, X-Bar or EPWM. The SWSYNC of the eCAP module is logical ORed with the SYNC signal as shown in Figure 15-7. The SYNC signal is defined by the selection of ECAPxSYNCINSEL[SEL] as shown in Figure 15-8.

Note

ECAPxSYNCOUT going to the ECAPSYNCIN multiplexer is disabled. For example, ECAP1SYNCOUT cannot be a sync in to ECAP1, but ECAP1SYNCOUT can be a sync in to ECAP2, ECAP3, and so on.




Figure 15-7. Details of the Counter and Synchronization Block




Figure 15-8. eCAP Synchronization Scheme

15.5.6.1 Example 1 - Using SWSYNC with ECAP Module

Implement the following steps to use SWSYNC with ECAP1 and ECAP2.

- Configure ECAP[1..2].ECAPSYNCINSEL.SEL = 0x0 to disable external SYNCIN coming to eCAP1.
- Configure ECAP[1..2].ECCTL2.SWSYNC = 0x1, to force Software Synchronization of the TSCTR counter.

To use SWSYNC with other eCAP modules, make sure that the previous eCAP chain is not generating a SYNCOUT signal that interferes with the software synchronization.


15.5.7 Interrupt Control

Operation and features of the eCAP interrupt control include (see [Figure 15-9](#)):

- An interrupt can be generated on capture events (CEVT1-CEVT4, CTOVF) or APWM events (CTR = PRD, CTR = CMP).
- A counter overflow event (FFFFFF->00000000) is also provided as an interrupt source (CTROVF).
- The capture events are edge and sequencer-qualified (ordered in time) by the polarity select and Mod4 gating, respectively.
- One of these events can be selected as the interrupt source (from the eCAPx module) going to the PIE.
- Seven interrupt events (CEVT1, CEVT2, CEVT3, CEVT4, CTOVF, CTR=PRD, CTR=CMP) can be generated.
- The interrupt enable register (ECEINT) is used to enable/disable individual interrupt event sources. The interrupt flag register (ECFLG) indicates if any interrupt event has been latched and contains the global interrupt flag bit (INT). An interrupt pulse is generated to the PIE only if any of the interrupt events are enabled, the flag bit is 1, and the INT flag bit is 0. The interrupt service routine must clear the global interrupt flag bit and the serviced event using the interrupt clear register (ECCLR) before any other interrupt pulses are generated. All interrupt flags are cleared upon an event filter reset by writing a 1 to ECCTL2[CLRFILTRESET]. To force an interrupt event, use the interrupt force register (ECFRC). This is useful for test purposes.

Note

The CEVT1, CEVT2, CEVT3, CEVT4 flags are only active in capture mode (ECCTL2[CAP/APWM == 0]). The CTR=PRD, CTR=CMP flags are only valid in APWM mode (ECCTL2[CAP/APWM == 1]). CNTOVF flag is valid in both modes.


Figure 15-9. Interrupts in eCAP Module

15.5.8 Shadow Load and Lockout Control

In capture mode, this logic inhibits (locks out) any shadow loading of CAP1 or CAP2 from APRD and ACMP registers, respectively.

In APWM mode, shadow loading is active and two choices are permitted:

- Immediate - APRD or ACMP are transferred to CAP1 or CAP2 immediately upon writing a new value.
- On period equal, CTR[31:0] = PRD[31:0].

15.5.9 APWM Mode Operation

Main operating highlights of the APWM section:

- The time-stamp counter bus is made available for comparison by way of 2 digital (32-bit) comparators.
- When CAP1/2 registers are not used in capture mode, the contents can be used as Period and Compare values in APWM mode.
- Double buffering is achieved using shadow registers APRD and ACMP (CAP3/4). The shadow register contents are transferred over to CAP1/2 registers, either immediately upon a write, or on a CTR = PRD trigger.
- In APWM mode, writing to CAP1/CAP2 active registers also writes the same value to the corresponding shadow registers CAP3/CAP4. This emulates immediate mode. Writing to the shadow registers CAP3/CAP4 invokes the shadow mode.
- During initialization, write to the active registers for both period and compare. This automatically copies the initial values into the shadow values. For subsequent compare updates during run-time, use the shadow registers.




Figure 15-10. PWM Waveform Details Of APWM Mode Operation

The behavior of APWM active high mode (APWMPOL == 0) is as follows:

CMP = 0x00000000, output low for duration of period (0% duty)

CMP = 0x00000001, output high 1 cycle

CMP = 0x00000002, output high 2 cycles

CMP = PERIOD, output high except for 1 cycle (<100% duty)

CMP = PERIOD+1, output high for complete period (100% duty)

CMP > PERIOD+1, output high for complete period

The behavior of APWM active low mode (APWMPOL == 1) is as follows:

CMP = 0x00000000, output high for duration of period (0% duty)

CMP = 0x00000001, output low 1 cycle

CMP = 0x00000002, output low 2 cycles

CMP = PERIOD, output low except for 1 cycle (<100% duty)

CMP = PERIOD+1, output low for complete period (100% duty)

CMP > PERIOD+1, output low for complete period




Figure 15-11. Time-Base Frequency and Period Calculation

15.6 Application of the eCAP Module

The following sections provide applications examples to show how to operate the eCAP module.

15.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger

Figure 15-12 shows an example of continuous capture operation (Mod4 counter wraps around). In this figure, TSCTR counts-up without resetting and capture events are qualified on the rising edge only, this gives period (and frequency) information.

On an event, the TSCTR contents (time-stamp) is first captured, then Mod4 counter is incremented to the next state. When the TSCTR reaches FFFFFFFF (maximum value), the Mod4 counter wraps around to 00000000 (not shown in **Figure 15-12**), if this occurs, the CTROVF (counter overflow) flag is set, and an interrupt (if enabled) occurs. Captured Time-stamps are valid at the point indicated by the diagram (after the fourth event); hence, event CEVT4 can conveniently be used to trigger an interrupt and the CPU can read data from the CAPx registers.




Figure 15-12. Capture Sequence for Absolute Time-stamp and Rising-Edge Detect

15.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger

In Figure 15-13, the eCAP operating mode is almost the same as in the previous section except capture events are qualified as either rising or falling edge, this now gives both period and duty cycle information, that is:
 Period1 = $t_3 - t_1$, Period2 = $t_5 - t_3$, ...and so on. Duty Cycle1 (on-time %) = $(t_2 - t_1) / \text{Period1} \times 100\%$, and so on.
 Duty Cycle1 (off-time %) = $(t_3 - t_2) / \text{Period1} \times 100\%$, and so on.




Figure 15-13. Capture Sequence for Absolute Time-stamp with Rising- and Falling-Edge Detect

15.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger

Figure 15-14 shows how the eCAP module can be used to collect delta timing data from pulse train waveforms. Here Continuous Capture mode (TSCTR counts-up without resetting, and Mod4 counter wraps around) is used. In Delta-time mode, TSCTR is reset back to zero on every valid event. Here capture events are qualified as rising edge only. On an event, TSCTR contents (Time-Stamp) is captured first, and then TSCTR is reset to zero. The Mod4 counter then increments to the next state. If TSCTR reaches FFFFFFFF (maximum value), before the next event, the Mod4 counter wraps around to 00000000 and continues, a CNTOVF (counter overflow) flag is set, and an interrupt (if enabled) occurs. The advantage of Delta-time mode is that the CAPx contents directly give timing data without the need for CPU calculations, that is, Period1 = T_1 , Period2 = T_2 , and so on. As shown in Figure 15-14, the CEVT1 event is a good trigger point to read the timing data, T_1, T_2, T_3, T_4 are all valid here.




Figure 15-14. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect

15.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger

In Figure 15-15, the eCAP operating mode is almost the same as in previous section except capture events are qualified as either rising or falling edge, this now gives both period and duty cycle information, that is: Period1 = T_1+T_2 , Period2 = T_3+T_4 , and so on. Duty Cycle1 (on-time %) = $T_1 / \text{Period1} \times 100\%$, Duty Cycle1 (off-time %) = $T_2 / \text{Period1} \times 100\%$, and so on.

During initialization, write to the active registers for both period and compare. This action automatically copies the init values into the shadow values. For subsequent compare updates during run-time, the shadow registers must be used.




Figure 15-15. Capture Sequence for Delta Mode Time-stamp with Rising- and Falling-Edge Detect

15.7 Application of the APWM Mode

In this example, the eCAP module is configured to operate as a PWM generator. Here, a very simple single-channel PWM waveform is generated from the APWMx output pin. The PWM polarity is active high, which means that the compare value (CAP2 reg is now a compare register) represents the on-time (high level) of the period. Alternatively, if the APWMPOL bit is configured for active low, then the compare value represents the off-time.

15.7.1 Example 1 - Simple PWM Generation (Independent Channels)




Figure 15-16. PWM Waveform Details of APWM Mode Operation

15.8 Software

15.8.1 eCAP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/ecap

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

15.8.1.1 eCAP APWM Example

FILE: ecap_ex1_apwm.c

This program sets up the eCAP module in APWM mode. The PWM waveform will come out on GPIO5. The frequency of PWM is configured to vary between 5Hz and 10Hz using the shadow registers to load the next period/compare values.

15.8.1.2 eCAP Capture PWM Example

FILE: ecap_ex2_capture_pwm.c

This example configures ePWM3A for:

- Up count mode
- Period starts at 500 and goes up to 8000
- Toggle output on PRD

eCAP1 is configured to capture the time between rising and falling edge of the ePWM3A output.

External Connections

- eCAP1 is on GPIO16
- ePWM3A is on GPIO4
- Connect GPIO4 to GPIO16.

Watch Variables

- `ecap1PassCount` - Successful captures.
- `ecap1IntCount` - Interrupt counts.

15.8.1.3 eCAP APWM Phase-shift Example

FILE: ecap_ex3_apwm_phase_shift.c

This program sets up the eCAP1 and eCAP2 modules in APWM mode to generate the two phase-shifted PWM outputs of same duty and frequency value. The frequency, duty and phase values can be programmed of choice by updating the defined macros. By default 10 Khz frequency, 50% duty and 30% phase shift values are used. eCAP2 output leads the eCAP1 output by 30% GPIO5 and GPIO6 are used as eCAP1/2 outputs and can be probed using analyzer/CRO to observe the waveforms.

15.8.1.4 eCAP Software Sync Example

FILE: ecap_ex4_sw_sync.c

This example configures ePWM3A for:

- Up count mode
- Period starts at 500 and goes up to 8000
- Toggle output on PRD

eCAP1, eCAP2 and eCAP3 are configured to capture the time between rising and falling edge of the ePWM3A output.

External Connections

- eCAP1, eCAP2, eCAP3 are on GPIO16
- ePWM3A is on GPIO4
- Connect GPIO4 to GPIO16.

Watch Variables

- `ecapPassCount` - Successful captures.
- `ecap3IntCount` - Interrupt counts.

15.9 eCAP Registers

This section describes the Enhanced Capture Registers.

15.9.1 ECAP Base Address Table

Table 15-2. ECAP Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| ECap1Regs | ECAP_REGS | ECAP1_BASE | 0x0000_5200 | YES |
| ECap2Regs | ECAP_REGS | ECAP2_BASE | 0x0000_5240 | YES |
| ECap3Regs | ECAP_REGS | ECAP3_BASE | 0x0000_5280 | YES |

15.9.2 ECAP_REGS Registers

Table 15-3 lists the memory-mapped registers for the ECAP_REGS registers. All register offset addresses not listed in **Table 15-3** should be considered as reserved locations and the register contents should not be modified.

Table 15-3. ECAP_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|-------------------------------------|------------------|---------|
| 0h | TSCTR | Time-Stamp Counter | Go | |
| 2h | CTRPHS | Counter Phase Offset Value Register | Go | |
| 4h | CAP1 | Capture 1 Register | Go | |
| 6h | CAP2 | Capture 2 Register | Go | |
| 8h | CAP3 | Capture 3 Register | Go | |
| Ah | CAP4 | Capture 4 Register | Go | |
| 12h | ECCTL0 | Capture Control Register 0 | EALLOW | Go |
| 14h | ECCTL1 | Capture Control Register 1 | EALLOW | Go |
| 15h | ECCTL2 | Capture Control Register 2 | EALLOW | Go |
| 16h | ECEINT | Capture Interrupt Enable Register | EALLOW | Go |
| 17h | ECFLG | Capture Interrupt Flag Register | Go | |
| 18h | ECCLR | Capture Interrupt Clear Register | Go | |
| 19h | ECFRC | Capture Interrupt Force Register | EALLOW | Go |
| 1Eh | ECAPSYNCINSEL | SYNC source select register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 15-4** shows the codes that are used for access types in this section.

Table 15-4. ECAP_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

15.9.2.1 TSCTR Register (Offset = 0h) [Reset = 00000000h]

TSCTR is shown in [Figure 15-17](#) and described in [Table 15-5](#).

Return to the [Summary Table](#).

Time-Stamp Counter

Figure 15-17. TSCTR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TSCTR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 15-5. TSCTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | TSCTR | R/W | 0h | Active 32-bit counter register that is used as the capture time-base HR mode : 1) This register reads HRCOUNTER value and is not writable 2) can be reset using CTRFILTRESET 3) Its not synchronized to SYSCLK domain so reads may not be accurate Reset type: SYSRSn |

15.9.2.2 CTRPHS Register (Offset = 2h) [Reset = 00000000h]

CTRPHS is shown in [Figure 15-18](#) and described in [Table 15-6](#).

Return to the [Summary Table](#).

Counter Phase Offset Value Register

Figure 15-18. CTRPHS Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTRPHS | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 15-6. CTRPHS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 31-0 | CTRPHS | R/W | 0h | Counter phase value register that can be programmed for phase lag/lead. This register CTRPHS is loaded into TSCTR upon either a SYNC1 event or S/W force via a control bit. Used to achieve phase control synchronization with respect to other eCAP and EPWM time-bases. This register is not applicable in HR mode. Reset type: SYSRSn |

15.9.2.3 CAP1 Register (Offset = 4h) [Reset = 00000000h]

CAP1 is shown in [Figure 15-19](#) and described in [Table 15-7](#).

Return to the [Summary Table](#).

Capture 1 Register

Figure 15-19. CAP1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CAP1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 15-7. CAP1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | CAP1 | R/W | 0h | This register can be loaded (written) by: - Time-Stamp counter value (TSCTR) during a capture event - Software - may be useful for test purposes or initialization - ARPD shadow register (CAP3) when used in APWM mode Reset type: SYSRSn |

15.9.2.4 CAP2 Register (Offset = 6h) [Reset = 00000000h]

CAP2 is shown in [Figure 15-20](#) and described in [Table 15-8](#).

Return to the [Summary Table](#).

Capture 2 Register

Figure 15-20. CAP2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CAP2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 15-8. CAP2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | CAP2 | R/W | 0h | <p>This register can be loaded (written) by:</p> <ul style="list-style-type: none"> - Time-Stamp (counter value) during a capture event - Software - may be useful for test purposes - ACMP shadow register (CAP4) when used in APWM mode <p>Reset type: SYSRSn</p> |

15.9.2.5 CAP3 Register (Offset = 8h) [Reset = 00000000h]

CAP3 is shown in [Figure 15-21](#) and described in [Table 15-9](#).

Return to the [Summary Table](#).

Capture 3 Register

Figure 15-21. CAP3 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CAP3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 15-9. CAP3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | CAP3 | R/W | 0h | In CMP mode, this is a time-stamp capture register. In APWM mode, this is the period shadow (APRD) register. You can update the PWM period value through this register. CAP3 (APRD) shadows CAP1 in this mode. Reset type: SYSRSn |

15.9.2.6 CAP4 Register (Offset = Ah) [Reset = 00000000h]

CAP4 is shown in [Figure 15-22](#) and described in [Table 15-10](#).

Return to the [Summary Table](#).

Capture 4 Register

Figure 15-22. CAP4 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CAP4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 15-10. CAP4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 31-0 | CAP4 | R/W | 0h | In CMP mode, this is a time-stamp capture register. In APWM mode, this is the compare shadow (ACMP) register. You can update the PWM compare value via this register. CAP4 (ACMP) shadows CAP2 in this mode. Reset type: SYSRSn |

15.9.2.7 ECCTL0 Register (Offset = 12h) [Reset = 0000007Fh]

ECCTL0 is shown in [Figure 15-23](#) and described in [Table 15-11](#).

Return to the [Summary Table](#).

Capture Control Register 0

Figure 15-23. ECCTL0 Register

| | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|--|--|--|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | |
| RESERVED | | | | | | | | | INPUTSEL | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | | | | | | |
| R/W-7Fh | | | | | | | | | | | | | | | | | | | | | | |

Table 15-11. ECCTL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-7 | RESERVED | R-0 | 0h | Reserved |
| 6-0 | INPUTSEL | R/W | 7Fh | Capture input source select bits 0000000 capture input is ECAPxINPUT[0] 0000001 capture input is ECAPxINPUT[1] 0000010 capture input is ECAPxINPUT[2] ... 1111111 capture input is ECAPxINPUT[127] Reset type: CPU1.SYRSn |

15.9.2.8 ECCTL1 Register (Offset = 14h) [Reset = 0000h]

ECCTL1 is shown in [Figure 15-24](#) and described in [Table 15-12](#).

Return to the [Summary Table](#).

Capture Control Register 1

Figure 15-24. ECCTL1 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|---------|----------|---------|---------|---------|---------|---------|
| FREE_SOFT | | PRESCALE | | | | CAPLDEN | |
| R/W-0h | | R/W-0h | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTRRST4 | CAP4POL | CTRRST3 | CAP3POL | CTRRST2 | CAP2POL | CTRRST1 | CAP1POL |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 15-12. ECCTL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 15-14 | FREE_SOFT | R/W | 0h | Emulation Control Reset type: SYSRSn 0h (R/W) = TSCTR counter stops immediately on emulation suspend 1h (R/W) = TSCTR counter runs until = 0 2h (R/W) = TSCTR counter is unaffected by emulation suspend (Run Free) 3h (R/W) = TSCTR counter is unaffected by emulation suspend (Run Free) |
| 13-9 | PRESCALE | R/W | 0h | Event Filter prescale select Reset type: SYSRSn 0h (R/W) = Divide by 1 (i.e., no prescale, by-pass the prescaler) 1h (R/W) = Divide by 2 2h (R/W) = Divide by 4 3h (R/W) = Divide by 6 4h (R/W) = Divide by 8 5h (R/W) = Divide by 10 1Eh (R/W) = Divide by 60 1Fh (R/W) = Divide by 62 |
| 8 | CAPLDEN | R/W | 0h | Enable Loading of CAP1-4 registers on a capture event. Note that this bit does not disable CEVTn events from being generated. Reset type: SYSRSn 0h (R/W) = Disable CAP1-4 register loads at capture event time. 1h (R/W) = Enable CAP1-4 register loads at capture event time. |
| 7 | CTRRST4 | R/W | 0h | Counter Reset on Capture Event 4 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 4 (absolute time stamp operation) 1h (R/W) = Reset counter after Capture Event 4 time-stamp has been captured (used in difference mode operation) |
| 6 | CAP4POL | R/W | 0h | Capture Event 4 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 4 triggered on a rising edge (RE) 1h (R/W) = Capture Event 4 triggered on a falling edge (FE) |
| 5 | CTRRST3 | R/W | 0h | Counter Reset on Capture Event 3 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 3 (absolute time stamp) 1h (R/W) = Reset counter after Event 3 time-stamp has been captured (used in difference mode operation) |

Table 15-12. ECCTL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 4 | CAP3POL | R/W | 0h | Capture Event 3 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 3 triggered on a rising edge (RE) 1h (R/W) = Capture Event 3 triggered on a falling edge (FE) |
| 3 | CTRRST2 | R/W | 0h | Counter Reset on Capture Event 2 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 2 (absolute time stamp) 1h (R/W) = Reset counter after Event 2 time-stamp has been captured (used in difference mode operation) |
| 2 | CAP2POL | R/W | 0h | Capture Event 2 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 2 triggered on a rising edge (RE) 1h (R/W) = Capture Event 2 triggered on a falling edge (FE) |
| 1 | CTRRST1 | R/W | 0h | Counter Reset on Capture Event 1 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 1 (absolute time stamp) 1h (R/W) = Reset counter after Event 1 time-stamp has been captured (used in difference mode operation) |
| 0 | CAP1POL | R/W | 0h | Capture Event 1 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 1 triggered on a rising edge (RE) 1h (R/W) = Capture Event 1 triggered on a falling edge (FE) |

15.9.2.9 ECCTL2 Register (Offset = 15h) [Reset = 0006h]

ECCTL2 is shown in [Figure 15-25](#) and described in [Table 15-13](#).

Return to the [Summary Table](#).

Capture Control Register 2

Figure 15-25. ECCTL2 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----------|-----------|------------|--------------|--------------|----------|------------|
| MODCNTRSTS | | RESERVED | | CTRFLITRESET | APWMPOL | CAP_APWM | SWSYNC |
| R-0h | | R/W-0h | | R-0/W1C-0h | R/W-0h | R/W-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SYNCO_SEL | SYNCI_EN | TSCTRSTOP | REARM | STOP_WRAP | CONT_ONESHOT | | |
| R/W-0h | R/W-0h | R/W-0h | R-0/W1S-0h | R/W-3h | | R/W-0h | |

Table 15-13. ECCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|---------|-------|--|
| 15-14 | MODCNTRSTS | R | 0h | This bit field reads current status on modulo counter 00b (R) = CAP1 register gets loaded on next capture event. 01b (R) = CAP2 register gets loaded on next capture event. 10b (R) = CAP3 register gets loaded on next capture event. 11b (R) = CAP4 register gets loaded on next capture event. Reset type: CPU1.SYSRSn |
| 13-12 | RESERVED | R/W | 0h | Reserved |
| 11 | CTRFLITRESET | R-0/W1C | 0h | Reset Bit 0h (R) = No effect 1h (W) = Resets event filter, counter, modulo counter and CEVT[1,2,3,4] and CNTOVF , HRERROR flags Note: This provides an ability start capture module from known state in case spurious inputs are captured while ECAP is configured. Reset type: CPU1.SYSRSn |
| 10 | APWMPOL | R/W | 0h | APWM output polarity select. This is applicable only in APWM operating mode. Reset type: SYSRSn 0h (R/W) = Output is active high (Compare value defines high time) 1h (R/W) = Output is active low (Compare value defines low time) |
| 9 | CAP_APWM | R/W | 0h | CAP/APWM operating mode select Reset type: SYSRSn 0h (R/W) = ECAP module operates in capture mode. This mode forces the following configuration: - Inhibits TSCTR resets via CTR = PRD event - Inhibits shadow loads on CAP1 and 2 registers - Permits user to enable CAP1-4 register load - CAPx/APWMx pin operates as a capture input 1h (R/W) = ECAP module operates in APWM mode. This mode forces the following configuration: - Resets TSCTR on CTR = PRD event (period boundary) - Permits shadow loading on CAP1 and 2 registers - Disables loading of time-stamps into CAP1-4 registers - CAPx/APWMx pin operates as a APWM output |

Table 15-13. ECCTL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|---------|-------|---|
| 8 | SWSYNC | R-0/W1S | 0h | Software-forced Counter (TSCTR) Synchronizer. This provides the user a method to generate a synchronization pulse through software. In APWM mode, the synchronization pulse can also be sourced from the CTR = PRD event. Reset type: SYSRSn 0h (R/W) = Writing a zero has no effect. Reading always returns a zero 1h (R/W) = Writing a one forces a TSCTR shadow load of current ECAP module and any ECAP modules down-stream providing the SYNCSEL bits are 0,0. After writing a 1, this bit returns to a zero. |
| 7-6 | SYNCSEL | R/W | 0h | Sync-Out Select Reset type: SYSRSn 0h (R/W) = sync out signal is SWSYNC 1h (R/W) = Select CTR = PRD event to be the sync-out signal. Note: Selection CTR = PRD is meaningful only in APWM mode 2h (R/W) = Disable sync out signal 3h (R/W) = Disable sync out signal |
| 5 | SYNCI_EN | R/W | 0h | Counter (TSCTR) Sync-In select mode Reset type: SYSRSn 0h (R/W) = Disable sync-in option 1h (R/W) = Enable counter (TSCTR) to be loaded from CTRPHS register upon either a SYNCI signal or a S/W force event. |
| 4 | TSCTRSTOP | R/W | 0h | Time Stamp (TSCTR) Counter Stop (freeze) Control Reset type: SYSRSn 0h (R/W) = TSCTR stopped 1h (R/W) = TSCTR free-running |
| 3 | REARM | R-0/W1S | 0h | Re-Arming Control. Note: The re-arm function is valid in one shot or continuous mode Reset type: SYSRSn 0h (R/W) = Has no effect (reading always returns a 0) 1h (R/W) = Arms the one-shot sequence as follows: 1) Resets the Mod4 counter to zero 2) Unfreezes the Mod4 counter 3) Enables capture register loads |
| 2-1 | STOP_WRAP | R/W | 3h | Stop value for one-shot mode. This is the number (between 1-4) of captures allowed to occur before the CAP(1-4) registers are frozen, that is, capture sequence is stopped. Wrap value for continuous mode. This is the number (between 1-4) of the capture register in which the circular buffer wraps around and starts again. Notes: STOP_WRAP is compared to Mod4 counter and, when equal, 2 actions occur: - Mod4 counter is stopped (frozen) - Capture register loads are inhibited In one-shot mode, further interrupt events are blocked until re-armed. Reset type: SYSRSn 0h (R/W) = Stop after Capture Event 1 in one-shot mode Wrap after Capture Event 1 in continuous mode. 1h (R/W) = Stop after Capture Event 2 in one-shot mode Wrap after Capture Event 2 in continuous mode. 2h (R/W) = Stop after Capture Event 3 in one-shot mode Wrap after Capture Event 3 in continuous mode. 3h (R/W) = Stop after Capture Event 4 in one-shot mode Wrap after Capture Event 4 in continuous mode. |
| 0 | CONT_ONESH | R/W | 0h | Continuous or one-shot mode control (applicable only in capture mode) Reset type: SYSRSn 0h (R/W) = Operate in continuous mode 1h (R/W) = Operate in one-Shot mode |

15.9.2.10 ECEINT Register (Offset = 16h) [Reset = 0000h]

ECEINT is shown in [Figure 15-26](#) and described in [Table 15-14](#).

Return to the [Summary Table](#).

The interrupt enable bits (CEVT1, ...) block any of the selected events from generating an interrupt. Events will still be latched into the flag bit (ECFLG register) and can be forced/cleared via the ECFRC/ECCLR registers.

The proper procedure for configuring peripheral modes and interrupts is as follows:

- Disable global interrupts
- Stop eCAP counter
- Disable eCAP interrupts
- Configure peripheral registers
- Clear spurious eCAP interrupt flags
- Enable eCAP interrupts
- Start eCAP counter
- Enable global interrupts

Figure 15-26. ECEINT Register

| | | | | | | | |
|------------|------------|--------|--------|--------|--------|--------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | RESERVED |
| R-0h | | | | | | | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTR_EQ_CMP | CTR_EQ_PRD | CTROVF | CEVT4 | CEVT3 | CEVT2 | CEVT1 | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |

Table 15-14. ECEINT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15-9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | CTR_EQ_CMP | R/W | 0h | Counter Equal Compare Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Compare Equal as an Interrupt source 1h (R/W) = Enable Compare Equal as an Interrupt source |
| 6 | CTR_EQ_PRD | R/W | 0h | Counter Equal Period Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Period Equal as an Interrupt source 1h (R/W) = Enable Period Equal as an Interrupt source |
| 5 | CTROVF | R/W | 0h | Counter Overflow Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disabled counter Overflow as an Interrupt source 1h (R/W) = Enable counter Overflow as an Interrupt source |
| 4 | CEVT4 | R/W | 0h | Capture Event 4 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 4 as an Interrupt source 1h (R/W) = Capture Event 4 Interrupt Enable |
| 3 | CEVT3 | R/W | 0h | Capture Event 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 3 as an Interrupt source 1h (R/W) = Enable Capture Event 3 as an Interrupt source |
| 2 | CEVT2 | R/W | 0h | Capture Event 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 2 as an Interrupt source 1h (R/W) = Enable Capture Event 2 as an Interrupt source |

Table 15-14. ECEINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 1 | CEVT1 | R/W | 0h | Capture Event 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 1 as an Interrupt source 1h (R/W) = Enable Capture Event 1 as an Interrupt source |
| 0 | RESERVED | R | 0h | Reserved |

15.9.2.11 ECFLG Register (Offset = 17h) [Reset = 0000h]

ECFLG is shown in [Figure 15-27](#) and described in [Table 15-15](#).

Return to the [Summary Table](#).

Capture Interrupt Flag Register

Figure 15-27. ECFLG Register

| | | | | | | | |
|----------|---------|--------|-------|-------|-------|-------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | RESERVED |
| R-0h | | | | | | | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTR_CMP | CTR_PRD | CTROVF | CEVT4 | CEVT3 | CEVT2 | CEVT1 | INT |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 15-15. ECFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R | 0h | Reserved |
| 7 | CTR_CMP | R | 0h | Compare Equal Compare Status Flag. This flag is active only in APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) reached the compare register value (ACMP) |
| 6 | CTR_PRD | R | 0h | Counter Equal Period Status Flag. This flag is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) reached the period register value (APRD) and was reset. |
| 5 | CTROVF | R | 0h | Counter Overflow Status Flag. This flag is active in CAP and APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) has made the transition from FFFFFFFF to 00000000 |
| 4 | CEVT4 | R | 0h | Capture Event 4 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the fourth event occurred at ECAPx pin |
| 3 | CEVT3 | R | 0h | Capture Event 3 Status Flag. This flag is active only in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the third event occurred at ECAPx pin. |
| 2 | CEVT2 | R | 0h | Capture Event 2 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the second event occurred at ECAPx pin. |
| 1 | CEVT1 | R | 0h | Capture Event 1 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the first event occurred at ECAPx pin. |

Table 15-15. ECFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | INT | R | 0h | Global Interrupt Status Flag Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates that an interrupt was generated. |

15.9.2.12 ECCLR Register (Offset = 18h) [Reset = 0000h]

ECCLR is shown in [Figure 15-28](#) and described in [Table 15-16](#).

Return to the [Summary Table](#).

Capture Interrupt Clear Register

Figure 15-28. ECCLR Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | RESERVED |
| R-0h | | | | | | | R-0/W1C-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTR_CMP | CTR_PRD | CTROVF | CEVT4 | CEVT3 | CEVT2 | CEVT1 | INT |
| R-0/W1C-0h |

Table 15-16. ECCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R-0/W1C | 0h | Reserved |
| 7 | CTR_CMP | R-0/W1C | 0h | Counter Equal Compare Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTR=CMP flag. |
| 6 | CTR_PRD | R-0/W1C | 0h | Counter Equal Period Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTR=PRD flag. |
| 5 | CTROVF | R-0/W1C | 0h | Counter Overflow Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTROVF flag. |
| 4 | CEVT4 | R-0/W1C | 0h | Capture Event 4 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT4 flag. |
| 3 | CEVT3 | R-0/W1C | 0h | Capture Event 3 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT3 flag. |
| 2 | CEVT2 | R-0/W1C | 0h | Capture Event 2 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT2 flag. |
| 1 | CEVT1 | R-0/W1C | 0h | Capture Event 1 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT1 flag. |
| 0 | INT | R-0/W1C | 0h | ECAP Global Interrupt Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the INT flag and enable further interrupts to be generated if any of the event flags are set to 1 |

15.9.2.13 ECFRC Register (Offset = 19h) [Reset = 0000h]

ECFRC is shown in [Figure 15-29](#) and described in [Table 15-17](#).

Return to the [Summary Table](#).

Capture Interrupt Force Register

Figure 15-29. ECFRC Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | RESERVED |
| R-0h | | | | | | | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTR_CMP | CTR_PRD | CTROVF | CEVT4 | CEVT3 | CEVT2 | CEVT1 | RESERVED |
| R-0/W1S-0h | R-0h |

Table 15-17. ECFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 15-9 | RESERVED | R | 0h | Reserved |
| 8 | RESERVED | R-0/W1S | 0h | Reserved |
| 7 | CTR_CMP | R-0/W1S | 0h | Force Counter Equal Compare Interrupt. This event is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CTR_CMP flag. |
| 6 | CTR_PRD | R-0/W1S | 0h | Force Counter Equal Period Interrupt. This event is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CTR_PRD flag. |
| 5 | CTROVF | R-0/W1S | 0h | Force Counter Overflow Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 to this bit sets the CTROVF flag. |
| 4 | CEVT4 | R-0/W1S | 0h | Force Capture Event 4. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT4 flag. |
| 3 | CEVT3 | R-0/W1S | 0h | Force Capture Event 3. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT3 flag. |
| 2 | CEVT2 | R-0/W1S | 0h | Force Capture Event 2. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT2 flag. |
| 1 | CEVT1 | R-0/W1S | 0h | Force Capture Event 1. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Sets the CEVT1 flag. |
| 0 | RESERVED | R | 0h | Reserved |

15.9.2.14 ECAPSYNCINSEL Register (Offset = 1Eh) [Reset = 00000001h]

ECAPSYNCINSEL is shown in [Figure 15-30](#) and described in [Table 15-18](#).

[Return to the Summary Table.](#)

SYNC source select register

Figure 15-30. ECAPSYNCINSEL Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|--------|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | SEL | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | R/W-1h | | |

Table 15-18. ECAPSYNCINSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4-0 | SEL | R/W | 1h | <p>These bits determines the source of SYNCIN signal. Reset type: SYSRSRs</p> <p>0h (R/W) = Disable Syncin to eCAP 1h (R/W) = EPWM1SYNCOUT 2h (R/W) = EPWM2SYNCOUT 3h (R/W) = EPWM3SYNCOUT 4h (R/W) = EPWM4SYNCOUT 5h (R/W) = EPWM5SYNCOUT 6h (R/W) = EPWM6SYNCOUT 7h (R/W) = EPWM7SYNCOUT 8h (R/W) = RSVD 9h (R/W) = RSVD Ah (R/W) = RSVD Bh (R/W) = RSVD Ch (R/W) = RSVD Dh (R/W) = RSVD Eh (R/W) = RSVD Fh (R/W) = RSVD 10h (R/W) = RSVD 11h (R/W) = ECAP1SYNCOUT 12h (R/W) = ECAP2SYNCOUT 13h (R/W) = ECAP3SYNCOUT 14h (R/W) = RSVD 15h (R/W) = RSVD 16h (R/W) = RSVD 17h (R/W) = RSVD 18h (R/W) = INPUTXBAROUT5 19h (R/W) = INPUTXBAROUT6 1Ah (R/W) = RSVD 1Bh (R/W) = RSVD 1Ch (R/W) = RSVD 1Dh (R/W) = RSVD 1Eh (R/W) = RSVD 1Fh (R/W) = RSVD </p> |

15.9.3 ECAP Registers to Driverlib Functions

Table 15-19. ECAP Registers to Driverlib Functions

| File | Driverlib Function |
|---------------|-------------------------|
| TSCTR | |
| ecap.h | ECAP_getTimeBaseCounter |
| CTRPHS | |
| ecap.h | ECAP_setPhaseShiftCount |
| CAP1 | |
| ecap.h | ECAP_setAPWMPeriod |

Table 15-19. ECAP Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------|---------------------------------|
| ecap.h | ECAP_getEventTimeStamp |
| CAP2 | |
| ecap.h | ECAP_setAPWMCompare |
| ecap.h | ECAP_getEventTimeStamp |
| CAP3 | |
| ecap.h | ECAP_setAPWMShadowPeriod |
| ecap.h | ECAP_getEventTimeStamp |
| CAP4 | |
| ecap.h | ECAP_setAPWMShadowCompare |
| ecap.h | ECAP_getEventTimeStamp |
| ECCTL0 | |
| ecap.h | ECAP_selectECAPInput |
| ECCTL1 | |
| ecap.c | ECAP_setEmulationMode |
| ecap.h | ECAP_setEventPrescaler |
| ecap.h | ECAP_setEventPolarity |
| ecap.h | ECAP_enableCounterResetOnEvent |
| ecap.h | ECAP_disableCounterResetOnEvent |
| ecap.h | ECAP_enableTimeStampCapture |
| ecap.h | ECAP_disableTimeStampCapture |
| ECCTL2 | |
| ecap.h | ECAP_setCaptureMode |
| ecap.h | ECAP_reArm |
| ecap.h | ECAP_enableCaptureMode |
| ecap.h | ECAP_enableAPWMMode |
| ecap.h | ECAP_enableLoadCounter |
| ecap.h | ECAP_disableLoadCounter |
| ecap.h | ECAP_loadCounter |
| ecap.h | ECAP_setSyncOutMode |
| ecap.h | ECAP_stopCounter |
| ecap.h | ECAP_startCounter |
| ecap.h | ECAP_setAPWMPolarity |
| ecap.h | ECAP_resetCounters |
| ecap.h | ECAP_getModuloCounterStatus |
| ECEINT | |
| ecap.h | ECAP_enableInterrupt |
| ecap.h | ECAP_disableInterrupt |
| ECFLG | |
| ecap.h | ECAP_getInterruptSource |
| ecap.h | ECAP_getGlobalInterruptStatus |
| ECCLR | |
| ecap.h | ECAP_clearInterrupt |
| ecap.h | ECAP_clearGlobalInterrupt |
| ECFRC | |
| ecap.h | ECAP_forceInterrupt |

Table 15-19. ECAP Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|---------------------------|
| SYNCINSEL | |
| ecap.h | ECAP_setSyncInPulseSource |

Chapter 16

Enhanced Quadrature Encoder Pulse (eQEP)



The enhanced Quadrature Encoder Pulse (eQEP) module described here is a Type 2 eQEP. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with a module of the same type to determine the differences between types and for a list of device-specific differences within a type.

The enhanced quadrature encoder pulse (eQEP) module is used for direct interface with a linear or rotary incremental encoder to get position, direction, and speed information from a rotating machine for use in a high-performance motion and position-control system.

| | |
|---|-------------|
| 16.1 Introduction..... | 1641 |
| 16.2 Configuring Device Pins..... | 1643 |
| 16.3 Description..... | 1644 |
| 16.4 Quadrature Decoder Unit (QDU)..... | 1649 |
| 16.5 Position Counter and Control Unit (PCCU)..... | 1652 |
| 16.6 eQEP Edge Capture Unit..... | 1660 |
| 16.7 eQEP Watchdog..... | 1664 |
| 16.8 eQEP Unit Timer Base..... | 1664 |
| 16.9 QMA Module..... | 1665 |
| 16.10 eQEP Interrupt Structure..... | 1668 |
| 16.11 Software..... | 1669 |
| 16.12 eQEP Registers..... | 1672 |

16.1 Introduction

An incremental encoder disk is patterned with a track of slots along the periphery, as shown in Figure 16-1. These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark and light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position, and zero reference.




Figure 16-1. Optical Encoder Disk

To derive direction information, the lines on the disk are read out by two different photo-elements that "look" at the disk pattern with a mechanical shift of 1/4 the pitch of a line pair between them. This shift is detected with a reticle or mask that restricts the view of the photo-element to the desired part of the disk lines. As the disk rotates, the two photo-elements generate signals that are shifted 90° out of phase from each other. These are commonly called the quadrature QEPA and QEPB signals. The clockwise direction for most encoders is defined as the QEPA channel going positive before the QEPB channel and conversely, as shown in Figure 16-2.




Figure 16-2. QEP Encoder Output Signal for Forward/Reverse Movement

The encoder wheel typically makes one revolution for every revolution of the motor, or the wheel can be at a geared rotation ratio with respect to the motor. Therefore, the frequency of the digital signal coming from the QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line encoder

directly coupled to a motor running at 5000 revolutions-per-minute (rpm) results in a frequency of 166.6kHz, so by measuring the frequency of either the QEPA or QEPB output, the processor can determine the velocity of the motor.

Quadrature encoders from different manufacturers come with two forms of index pulse (gated index pulse or ungated index pulse) as shown in [Figure 16-3](#). A nonstandard form of index pulse is ungated. In the ungated configuration, the index edges are not necessarily coincident with A and B signals. The gated index pulse is aligned to any of the four quadrature edges and width of the index pulse and can be equal to a quarter, half, or full period of the quadrature signal.




Figure 16-3. Index Pulse Example

Some typical applications of shaft encoders include robotics and computer input in the form of a mouse. Inside your mouse you can see where the mouse ball spins a pair of axles (a left/right, and an up/down axle). These axles are connected to optical shaft encoders that effectively tell the computer how fast and in what direction the mouse is moving.

General Issues: Estimating velocity from a digital position sensor is a cost-effective strategy in motor control. Two different first order approximations for velocity can be written as:

$$v(k) \approx \frac{x(k) - x(k-1)}{T} = \frac{\Delta X}{T} \quad (11)$$

$$v(k) \approx \frac{X}{t(k) - t(k-1)} = \frac{X}{\Delta T} \quad (12)$$

where:

- $v(k)$ = Velocity at time instant k
- $x(k)$ = Position at time instant k
- $x(k-1)$ = Position at time instant k-1
- T = Fixed unit time or inverse of velocity calculation rate
- ΔX = Incremental position movement in unit time
- $t(k)$ = Time instant "k"
- $t(k-1)$ = Time instant "k-1"
- X = Fixed unit position
- ΔT = Incremental time elapsed for unit position movement

[Equation 11](#) is the conventional approach to velocity estimation and requires a time base to provide a unit time event for velocity calculation. Unit time is basically the inverse of the velocity calculation rate.

The encoder count (position) is read once during each unit time event. The quantity $[x(k) - x(k-1)]$ is formed by subtracting the previous reading from the current reading. Then the velocity estimate is computed by multiplying by the known constant $1/T$ (where T is the constant time between unit time events and is known in advance).

Estimation based on [Equation 11](#) has an inherent accuracy limit directly related to the resolution of the position sensor and the unit time period T . For example, consider a 500 line-per-revolution quadrature encoder with a velocity calculation rate of 400Hz. When used for position, the quadrature encoder gives a four-fold increase in resolution; in this case, 2000 counts-per-revolution. The minimum rotation that can be detected is, therefore, 0.0005 revolutions, which gives a velocity resolution of 12rpm when sampled at 400Hz. While this resolution can be satisfactory at moderate or high speeds, for example 1% error at 1200rpm, this resolution clearly proves inadequate at low speeds. In fact, at speeds below 12rpm, the speed estimate is erroneously zero much of the time.

At low speed, [Equation 12](#) provides a more accurate approach. It requires a position sensor that outputs a fixed interval pulse train, such as the aforementioned quadrature encoder. The width of each pulse is defined by motor speed for a given sensor resolution. [Equation 12](#) can be used to calculate motor speed by measuring the elapsed time between successive quadrature pulse edges. However, this method suffers from the opposite limitation, as does [Equation 11](#). A combination of relatively large motor speeds and high sensor resolution makes the time interval ΔT small, and thus more greatly influenced by the timer resolution. This can introduce considerable error into high-speed estimates.

For systems with a large speed range (that is, speed estimation is needed at both low and high speeds), one approach is to use [Equation 12](#) at low speed and have the DSP software switch over to [Equation 11](#) when the motor speed rises above some specified threshold.

16.1.1 EQEP Related Collateral

Foundational Materials

- [C2000 Academy - EQEP](#)
- [Interfacing with Quadrature Encoders \(Video\)](#)
- [Real-Time Control Reference Guide](#)
 - Refer to the Encoders section

Getting Started Materials

- [C2000™ Position Manager PTO API Reference Guide Application Report](#)

Expert Materials

- [CW/CCW Support on the C2000 eQEP Module Application Report](#)

16.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

For proper operation of the eQEP module, input GPIO pins must be configured using the GPxQSELn registers for synchronous input mode (with or without qualification). The asynchronous mode cannot be used for eQEP input pins. The internal pullups can be configured in the GPyPUD register.

See the [General-Purpose Input/Output \(GPIO\)](#) chapter for more details on GPIO mux and settings.

16.3 Description

This section provides the eQEP inputs, memory map, and functional description.

16.3.1 EQEP Inputs

The eQEP inputs include two pins for quadrature-clock mode or direction-count mode, an index (or 0 marker), and a strobe input. The eQEP module requires that the QEPA, QEPB, and QEPI inputs are synchronized to SYSCLK prior to entering the module. The application code can enable the synchronous GPIO input feature on any eQEP-enabled GPIO pins (see the *General-Purpose Input/Output (GPIO)* chapter for more details).

- **QEPA/XCLK and QEPB/XDIR:** These two pins can be used in quadrature-clock mode or direction-count mode.
 - Quadrature-clock Mode: The eQEP encoders provide two square wave signals (A and B) 90 electrical degrees out of phase. This phase relationship is used to determine the direction of rotation of the input shaft and number of eQEP pulses from the index position to derive the relative position information. For forward or clockwise rotation, QEPA signal leads QEPB signal and conversely. The quadrature decoder uses these two inputs to generate quadrature-clock and direction signals.
 - Direction-count Mode: In direction-count mode, direction and clock signals are provided directly from the external source. Some position encoders have this type of output instead of quadrature output. The QEPA pin provides the clock input and the QEPB pin provides the direction input.
- **QEPI: Index or Zero Marker:** The eQEP encoder uses an index signal to assign an absolute start position from which position information is incrementally encoded using quadrature pulses. This pin is connected to the index output of the eQEP encoder to optionally reset the position counter for each revolution. This signal can be used to initialize or latch the position counter on the occurrence of a desired event on the index pin.
- **QEPS: Strobe Input:** This general-purpose strobe signal can initialize or latch the position counter on the occurrence of a desired event on the strobe pin. This signal is typically connected to a sensor or limit switch to notify that the motor has reached a defined position.

Input signals to the eQEP (QEPA, QEPB, QEPI and QEPS) can come from multiple sources; that is, device pin, CMPSSx, or PWMXBARx. One typical use case is if SinCos transducers are used in the motor control system to estimate the position of motor shaft and Index signal is coming from traditional rotary encoder, source of the eQEP signals (QEPA, QEPB and QEPI) can be configured as output of CMPSSx that decodes the Sin, Cos, and Index signals. [Figure 16-4](#) illustrates the use case.

Selection of the source of Input signals (QEPA, QEPB, and QEPI) is user-configurable through the QEPSRCSEL register as shown in [Table 16-1](#).




Figure 16-4. Using eQEP to Decode Signals from SinCos Transducer

Table 16-1. eQEP Input Source Select Table

| QEPASEL, QEPBSEL, QEPISEL | Input Signal |
|---------------------------|--------------------|
| 0 | INPUTXBAR |
| 1 | CMPSS1_CTRIPH |
| 2 | CMPSS2_LITE_CTRIPH |
| 3 | CMPSS3_LITE_CTRIPH |
| 4 | CMPSS4_LITE_CTRIPH |
| 5-7 | Reserved |
| 8 | ZERO |
| 9 | EPWMXBAR1 |
| 10 | EPWMXBAR2 |
| 11 | EPWMXBAR3 |
| 12 | EPWMXBAR4 |
| 13 | EPWMXBAR5 |
| 14 | EPWMXBAR6 |
| 15 | EPWMXBAR7 |


Note

Configuration of QEPSRCSEL register to select the source of QEPA, QEPB, and QEPI signals can lead to unexpected transition on these signals, which can cause an undesirable outcome if eQEP is already running. Make sure that the eQEP is disabled before configuring the QEPSRCSEL register for input signals.

16.3.2 Functional Description

The eQEP peripheral contains the following major functional units (as shown in Figure 16-5):

- Programmable input qualification for each pin (part of the GPIO MUX)
- Quadrature decoder unit (QDU)
- Position counter and control unit for position measurement (PCCU)
- Quadrature edge-capture unit for low-speed measurement (QCAP)
- Unit time base for speed/frequency measurement (UTIME)
- Watchdog timer for detecting stalls (QWDOG)
- Quadrature Mode Adapter (QMA)



Copyright © 2017, Texas Instruments Incorporated

Figure 16-5. Functional Block Diagram of the eQEP Peripheral

16.3.3 eQEP Memory Map

Table 16-2 lists the registers with the memory locations, sizes, and reset values.

Table 16-2. EQEP Memory Map

| Name | Offset | Size(x16)/#shadow | Reset | Register Description |
|------------------|--------------|-------------------|-------------|--|
| QPOS_CNT | 0x00 | 2/0 | 0x0000 0000 | eQEP Position Counter |
| QPOS_INIT | 0x02 | 2/0 | 0x0000 0000 | eQEP Initialization Position Count |
| QPOS_MAX | 0x04 | 2/0 | 0x0000 0000 | eQEP Maximum Position Count |
| QPOS_CMP | 0x06 | 2/1 | 0x0000 0000 | eQEP Position-compare |
| QPOS_INDEX_LATCH | 0x08 | 2/0 | 0x0000 0000 | eQEP Index Position Latch |
| QPOSSLATE | 0x0A | 2/0 | 0x0000 0000 | eQEP Strobe Position Latch |
| QPOS_LATE | 0x0C | 2/0 | 0x0000 0000 | eQEP Position Latch |
| QUTMR | 0x0E | 2/0 | 0x0000 0000 | eQEP Unit Timer |
| QUPRD | 0x10 | 2/0 | 0x0000 0000 | eQEP Unit Period Register |
| QWDTMR | 0x12 | 1/0 | 0x0000 | eQEP Watchdog Timer |
| QWDPRD | 0x13 | 1/0 | 0x0000 | eQEP Watchdog Period Register |
| QDECCTL | 0x14 | 1/0 | 0x0000 | eQEP Decoder Control Register |
| QEPCCTL | 0x15 | 1/0 | 0x0000 | eQEP Control Register |
| QCAPCTL | 0x16 | 1/0 | 0x0000 | eQEP Capture Control Register |
| QPOSCTL | 0x17 | 1/0 | 0x0000 | eQEP Position-compare Control Register |
| QEINT | 0x18 | 1/0 | 0x0000 | eQEP Interrupt Enable Register |
| QFLG | 0x19 | 1/0 | 0x0000 | eQEP Interrupt Flag Register |
| QCLR | 0x1A | 1/0 | 0x0000 | eQEP Interrupt Clear Register |
| QFRC | 0x1B | 1/0 | 0x0000 | eQEP Interrupt Force Register |
| QEPESTS | 0x1C | 1/0 | 0x0000 | eQEP Status Register |
| QCTMR | 0x1D | 1/0 | 0x0000 | eQEP Capture Timer |
| QCPRD | 0x1E | 1/0 | 0x0000 | eQEP Capture Period Register |
| QCTMRLAT | 0x1F | 1/0 | 0x0000 | eQEP Capture Timer Latch |
| QCPRDLAT | 0x20 | 1/0 | 0x0000 | eQEP Capture Period Latch |
| Reserved | 0x21 to 0x2F | 15/0 | | |
| REV | 0x30 | 2/0 | 0x0000 | eQEP Revision Number |
| QEPESTROBESEL | 0x32 | 2/0 | 0x0000 | eQEP Strobe select register |
| QMACTRL | 0x34 | 2/0 | 0x0000 | eQEP QMA Control register |
| QEPESRCSEL | 0x36 | 2/0 | 0x0000 | eQEP Source Select Register |
| Reserved | 0x38 to 0x3F | 8/0 | | |

16.4 Quadrature Decoder Unit (QDU)

Figure 16-6 shows a functional block diagram of the QDU.




Figure 16-6. Functional Block Diagram of Decoder Unit

16.4.1 Position Counter Input Modes

Clock and direction input to the position counter is selected using QDECCTL[QSRC] bits, based on interface input requirement as follows:

- Quadrature-count mode
- Direction-count mode
- UP-count mode
- DOWN-count mode

16.4.1.1 Quadrature Count Mode

The quadrature decoder generates the direction and clock to the position counter in quadrature count mode.

Direction Decoding The direction decoding logic of the eQEP circuit determines which one of the sequences (QEPA, QEPB) is the leading sequence and accordingly updates the direction information in the QEPSTS[QDF] bit. [Table 16-3](#) and [Figure 16-7](#) show the direction decoding logic in truth table and state machine form. Both edges of the QEPA and QEPB signals are sensed to generate count pulses for the position counter. Therefore, the frequency of the clock generated by the eQEP logic is four times that of each input sequence. [Figure 16-8](#) shows the direction decoding and clock generation from the eQEP input signals.

Table 16-3. Quadrature Decoder Truth Table

| Previous Edge | Present Edge | QDIR | QPOS_CNT |
|---------------|--------------|--------|------------------------|
| QA↑ | QB↑ | UP | Increment |
| | QB↓ | DOWN | Decrement |
| | QA↓ | TOGGLE | Increment or Decrement |
| QA↓ | QB↓ | UP | Increment |
| | QB↑ | DOWN | Decrement |
| | QA↑ | TOGGLE | Increment or Decrement |
| QB↑ | QA↑ | DOWN | Decrement |
| | QA↓ | UP | Increment |
| | QB↓ | TOGGLE | Increment or Decrement |
| QB↓ | QA↓ | DOWN | Decrement |
| | QA↑ | UP | Increment |
| | QB↑ | TOGGLE | Increment or Decrement |




Figure 16-7. Quadrature Decoder State Machine




Figure 16-8. Quadrature-clock and Direction Decoding

Phase Error Flag In normal operating conditions, quadrature inputs QEPA and QEPB is 90 degrees out of phase. The phase error flag (PHE) is set in the QFLG register and the QPOS_CNT value can be incorrect and offset by multiples of 1 or 3. That is, when edge transition is detected simultaneously on the QEPA and QEPB signals to optionally generate interrupts. State transitions marked by dashed lines in Figure 16-7 are invalid transitions that generate a phase error.

| | |
|-----------------------------|--|
| Count Multiplication | The eQEP position counter provides 4x times the resolution of an input clock by generating a quadrature-clock (QCLK) on the rising/falling edges of both eQEP input clocks (QEPA and QEPB) as shown in Figure 16-8. |
| Reverse Count | In normal quadrature count operation, QEPA input is applied to the QA input of the quadrature decoder and the QEPB input is applied to the QB input of the quadrature decoder. Reverse counting is enabled by setting the SWAP bit in the QDECCTL register. This swaps the input to the quadrature decoder; thereby, reversing the counting direction. |

16.4.1.2 Direction-Count Mode

Some position encoders provide direction and clock outputs, instead of quadrature outputs. In such cases, direction-count mode can be used. The QEPA input provides the clock for the position counter and the QEPB input has the direction information. The position counter is incremented on every rising edge of a QEPA input when the direction input is high, and decremented when the direction input is low.

16.4.1.3 Up-Count Mode

The counter direction signal is hard-wired for up-count and the position counter is used to measure the frequency of the QEPA input. Clearing the QDECCTL[XCR] bit enables clock generation to the position counter on both edges of the QEPA input; thereby, increasing the measurement resolution by a factor of 2x. In up-count mode, we recommend that the application not configure QEPB as a GPIO mux option, or make sure that a signal edge is not generated on the QEPB input.

16.4.1.4 Down-Count Mode

The counter direction signal is hardwired for a down-count and the position counter is used to measure the frequency of the QEPA input. Clearing the QDECCTL[XCR] bit enables clock generation to the position counter on both edges of a QEPA input, thereby increasing the measurement resolution by a factor of 2x. In down-count mode, the application must not configure QEPB as a GPIO mux option or make sure that a signal edge is not generated on the QEPB input.

16.4.2 eQEP Input Polarity Selection

Each eQEP input can be inverted using QDECCTL[8:5] control bits. As an example, setting the QDECCTL[QIP] bit inverts the index input.

16.4.3 Position-Compare Sync Output

The enhanced eQEP peripheral includes a position-compare unit that is used to generate the position-compare sync signal on compare match between the position-counter register (QPOS_CNT) and the position- compare register (QPOS_CMP). This sync signal can be output using an index pin or strobe pin of the EQEP peripheral.

Setting the QDECCTL[SOEN] bit enables the position-compare sync output and the QDECCTL[SPSEL] bit selects either an eQEP index pin or an eQEP strobe pin.

16.5 Position Counter and Control Unit (PCCU)

The position-counter and control unit provides two configuration registers (QEPCTL and QPOSCTL) for setting up position-counter operational modes, position-counter initialization/latch modes and position-compare logic for sync signal generation.

16.5.1 Position Counter Operating Modes

Position-counter data can be captured in different manners. In some systems, the position counter is accumulated continuously for multiple revolutions and the position-counter value provides the position information with respect to the known reference. An example of this is the quadrature encoder mounted on the motor controlling the print head in the printer. Here the position counter is reset by moving the print head to the home position and then the position counter provides absolute position information with respect to home position.

In other systems, the position counter is reset on every revolution using index pulse, and the position counter provides a rotor angle with respect to the index pulse position.

The position counter can be configured to operate in following four modes

- Position-Counter Reset on Index Event
- Position-Counter Reset on Maximum Position
- Position-Counter Reset on the first Index Event
- Position-Counter Reset on Unit Time Out Event (Frequency Measurement)

In all the above operating modes, the position counter is reset to 0 on overflow and to the QPOSMAX register value on underflow. Overflow occurs when the position counter counts up after the QPOSMAX value. Underflow occurs when the position counter counts down after 0. The Interrupt flag is set to indicate overflow/underflow in QFLG register.

16.5.1.1 Position Counter Reset on Index Event (QEPCTL[PCRM]=00)

If the index event occurs during the forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOSMAX register on the next eQEP clock.

The first index marker is defined as the quadrature edge following the first index edge. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and direction on the first index event marker (QEPSTS[FIDF]) in QEPSTS registers, the eQEP peripheral also remembers the quadrature edge on the first index marker so that same relative quadrature transition is used for index event reset operation.

For example, if the first reset operation occurs on the falling edge of QEPB during the forward direction, then all the subsequent reset must be aligned with the falling edge of QEPB for the forward rotation and on the rising edge of QEPB for the reverse rotation as shown in [Figure 16-9](#).

The position-counter value is latched to the QPOSILAT register and direction information is recorded in the QEPSTS[QDLF] bit on every index event marker. The position-counter error flag (QEPSTS[PCEF]) and error interrupt flag (QFLG[PCE]) are set if the latched value is not equal to 0 or QPOSMAX. The position-counter error flag (QEPSTS[PCEF]) is updated on every index event marker and an interrupt flag (QFLG[PCE]) is set on error that can be cleared only through software.

The index event latch configuration QEPCTL[IEL] must be configured to 00 or 11 when pcrm=0 and the position counter error flag/interrupt flag are generated only in index event reset mode. The position counter value is latched into the IPOSLAT register on every index marker.




Figure 16-9. Position Counter Reset by Index Pulse for 1000-Line Encoder (QPOSMAX = 3999 or 0xF9F)

Note

In case of a boundary condition where the time period between the Index Event and the previous QCLK edge is less than SYCLK period, then QPOSCNT gets reset to zero or QPOSMAX in the same SYCLK cycle and does not wait for the next QCLK edge to occur.

16.5.1.2 Position Counter Reset on Maximum Position (QEPCTL[PCRM]=01)

If the position counter is equal to QPOSMAX, then the position counter is reset to 0 on the next eQEP clock for forward movement and position counter overflow flag is set. If the position counter is equal to ZERO, then the position counter is reset to QPOSMAX on the next QEP clock for reverse movement and position-counter underflow flag is set. [Figure 16-10](#) shows the position-counter reset operation in this mode.

The first index marker fields (QEPSTS[FIDF] and QEPSTS[FIMF]) are not applicable in this mode.




Figure 16-10. Position Counter Underflow/Overflow (QPOS MAX = 4)

16.5.1.3 Position Counter Reset on the First Index Event (QEPCTL[PCRM] = 10)

If the index event occurs during forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOSMAX register on the next eQEP clock. Note that this is done only on the first occurrence and subsequently the position-counter value is not reset on an index event; rather, the position-counter value is reset based on the maximum position as described in [Section 16.5.1.2](#).

The first index marker fields (QEPSTS[FIDF] and QEPSTS[FIMF]) are not applicable in this mode.

16.5.1.4 Position Counter Reset on Unit Time-out Event (QEPCTL[PCRM] = 11)

In this mode, QPOSCNT is set to 0 or QPOMAX, depending on the direction mode selected by QDECCTL[QSRC] bits on a unit time event. This is useful for frequency measurement.

16.5.2 Position Counter Latch

The eQEP index and strobe input can be configured to latch the position counter (QPOSCNT) into QPOSILAT and QPOSSLAT, respectively, on occurrence of a definite event on these pins.

16.5.2.1 Index Event Latch

In some applications, it is not desirable to reset the position counter on every index event and instead it can be required to operate the position counter in full 32-bit mode (QEPCTL[PCRM] = 01 and QEPCTL[PCRM] = 10 modes).

In such cases, the eQEP position counter can be configured to latch on the following events and direction information is recorded in the QEPSTS[QDLF] bit on every index event marker.

- Latch on Rising edge (QEPCTL[IEL]=01)
- Latch on Falling edge (QEPCTL[IEL]=10)
- Latch on Index Event Marker (QEPCTL[IEL]=11)

This is particularly useful as an error checking mechanism to check if the position counter accumulated the correct number of counts between index events. As an example, the 1000-line encoder must count 4000 times when moving in the same direction between the index events.

The index event latch interrupt flag (QFLG[IEL]) is set when the position counter is latched to the QPOSILAT register. The index event latch configuration bits (QEPCTL[IEL]) are ignored when QEPCTL[PCRM] = 00.

| | |
|---|---|
| Latch on Rising Edge (QEPCTL[IEL]=01) | The position-counter value (QPOSCNT) is latched to the QPOSILAT register on every rising edge of an index input. |
| Latch on Falling Edge (QEPCTL[IEL] = 10) | The position-counter value (QPOSCNT) is latched to the QPOSILAT register on every falling edge of index input. |
| Latch on Index Event Marker/Software Index Marker (QEPCTL[IEL] = 11) | The first index marker is defined as the quadrature edge following the first index edge. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and the direction on the first index event marker (QEPSTS[FIDF]) in the QEPSTS registers. The eQEP peripheral also remembers the quadrature edge on the first index marker so that the same relative quadrature transition is used for latching the position counter (QEPCTL[IEL]=11). |

Figure 16-11 shows the position counter latch using an index event marker.




Figure 16-11. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1)

16.5.2.2 Strobe Event Latch

The position-counter value is latched to the QPOSSLAT register on the rising edge of the strobe input by clearing the QEPCTL[SEL] bit.

If the QEPCTL[SEL] bit is set, then the position-counter value is latched to the QPOSSLAT register on the rising edge of the strobe input for forward direction, and on the falling edge of the strobe input for reverse direction as shown in [Figure 16-12](#).

The strobe event latch interrupt flag (QFLG[SEL]) is set when the position counter is latched to the QPOSSLAT register.




Figure 16-12. Strobe Event Latch (QEPCTL[SEL] = 1)

There is an added feature on Type 2.0 eQEP where position-counter value can also be latched on ADCSOCA and ADCSOSCB events by configuring the register QEPSTROBESEL.STROBESEL as shown in [Figure 16-13](#). To use the ADCSOCA/B events for the QS signal, configuration of the QEPSRCSEL.QEPSSEL to be non-zero is needed..




Figure 16-13. Latching Position Counter on ADCSOCA/ADCSOCB Event

16.5.3 Position Counter Initialization

The position counter can be initialized using the following events:

- Index event
- Strobe event
- Software initialization

| | |
|--|---|
| Index Event Initialization (IEI) | The QEPI index input can be used to trigger the initialization of the position counter at the rising or falling edge of the index input. If the QEPCTL[IEI] bits are 10, then the position counter (QPOS_CNT) is initialized with a value in the QPOSINIT register on the rising edge of index input. Conversely, if the QEPCTL[IEI] bits are 11, initialization is on the falling edge of the index input. |
| Strobe Event Initialization (SEI) | If the QEPCTL[SEI] bits are 10, then the position counter is initialized with a value in the QPOSINIT register on the rising edge of strobe input. If QEPCTL[SEL] bits are 11, then the position counter is initialized with a value in the QPOSINIT register on the rising edge of strobe input for forward direction and on the falling edge of strobe input for reverse direction. |
| Software Initialization (SWI) | The position counter can be initialized in software by writing a 1 to the QEPCTL[SWI] bit. This bit is not automatically cleared. While the bit is still set, if a 1 is written to the bit again, the position counter is re-initialized. |

16.5.4 eQEP Position-compare Unit

The eQEP peripheral includes a position-compare unit that is used to generate a sync output and interrupt on a position-compare match. [Figure 16-14](#) shows a diagram. The position-compare (QPOS CMP) register is shadowed and shadow mode can be enabled or disabled using the QPOSCTL[PSSH DW] bit. If the shadow mode is not enabled, the CPU writes directly to the active position compare register.




Figure 16-14. eQEP Position-compare Unit

In shadow mode, you can configure the position-compare unit (QPOSCTL[PCLOAD]) to load the shadow register value into the active register on the following events, and to generate the position-compare ready (QFLG[PCR]) interrupt after loading.

- Load on compare match
- Load on position-counter zero event

The position-compare match (QFLG[PCM]) is set when the position-counter value (QPOS CNT) matches with the active position-compare register (QPOS CMP) and the position-compare sync output of the programmable pulse width is generated on compare-match to trigger an external device.

For example, if QPOS CMP = 2, the position-compare unit generates a position-compare event on 1 to 2 transitions of the eQEP position counter for forward counting direction and on 3 to 2 transitions of the eQEP position counter for reverse counting direction (see [Figure 16-15](#)).

See the register section for the layout of the eQEP Position-Compare Control Register (QPOSCTL) and description of the QPOSCTL bit fields.




Figure 16-15. eQEP Position-compare Event Generation Points

The pulse stretcher logic in the position-compare unit generates a programmable position-compare sync pulse output on the position-compare match. In the event of a new position-compare match while a previous position-compare pulse is still active, then the pulse stretcher generates a pulse of specified duration from the new position-compare event as shown in [Figure 16-16](#).




Figure 16-16. eQEP Position-compare Sync Output Pulse Stretcher

16.6 eQEP Edge Capture Unit

The eQEP peripheral includes an integrated edge capture unit to measure the elapsed time between the unit position events as shown in [Figure 16-17](#). This feature is typically used for low-speed measurement using the following formula:

$$v(k) = \frac{X}{t(k) - t(k-1)} = \frac{X}{\Delta T} \quad (13)$$

where:

- X = Unit position is defined by integer multiple of quadrature edges (see [Figure 16-18](#))
- ΔT = Elapsed time between unit position events
- $v(k)$ = Velocity at time instant "k"

The eQEP capture timer (QCTMR) runs from prescaled SYSCLKOUT and the prescaler is programmed by the QCAPCTL[CCPS] bits. The capture timer (QCTMR) value is latched into the capture period register (QCPRD) on every unit position event and then the capture timer is reset, a flag is set in QEPSTS:UPEVNT to indicate that new value is latched into the QCPRD register. Software can check this status flag before reading the period register for low speed measurement, and clear the flag by writing 1.

Time measurement (ΔT) between unit position events is correct if the following conditions are met:

- No more than 65,535 counts have occurred between unit position events.
- No direction change between unit position events.

If the QEP capture timer overflows between unit position events, then the timer sets the QEP capture overflow flag (QEPSTS[COEF]) in the status register and the QCPRDLAT register is set to 0xFFFF. If direction change occurs between the unit position events, then the error flag is set in the status register (QEPSTS[CDEF]) and the QCPRDLAT register is set to 0xFFFF.

The Capture Timer (QCTMR) and Capture Period register (QCPRD) can be configured to latch on the following events:

- CPU read of QPOSCNT register
- Unit time-out event

If the QEPCTL[QCLM] bit is cleared, then the capture timer and capture period values are latched into the QCTMRLAT and QCPRDLAT registers, respectively, when the CPU reads the position counter (QPOSCNT).

If the QEPCTL[QCLM] bit is set, then the position counter, capture timer, and capture period values are latched into the QPOS LAT, QCTMRLAT and QCPRDLAT registers, respectively, on unit time out.

[Figure 16-19](#) shows the capture unit operation along with the position counter.





Figure 16-17. eQEP Edge Capture Unit

CAUTION

The QCAPCTL[UPPS] prescaler cannot be modified dynamically (such as switching the unit event prescaler from QCLK/4 to QCLK/8). Doing so can result in undefined behavior. The QCAPCTL[CPPS] prescaler can be modified dynamically (such as switching CAPCLK prescaling mode from SYSCLK/4 to SYSCLK/8) only after the capture unit is disabled.



N = Number of quadrature periods selected using QCAPCTL[UDDS] bits

Figure 16-18. Unit Position Event for Low Speed Measurement (QCAPCTL[UDDS] = 0010)




Figure 16-19. eQEP Edge Capture Unit - Timing Details

Velocity calculation equation:

$$v(k) = \frac{x(k) - x(k-1)}{T} = \frac{\Delta X}{T} \quad (14)$$

where:

- $v(k)$ = Velocity at time instant k
- $x(k)$ = Position at time instant k
- $x(k-1)$ = Position at time instant k-1
- T = Fixed unit time or inverse of velocity calculation rate
- ΔX = Incremental position movement in unit time
- X = Fixed unit position
- ΔT = Incremental time elapsed for unit position movement
- $t(k)$ = Time instant "k"
- $t(k-1)$ = Time instant "k-1"

Unit time (T) and unit period (X) are configured using the QUPRD and QCAPCTL[UPPS] registers. Incremental position output and incremental time output is available in the QPOSLAT and QCPRDLAT registers.

| Parameter | Relevant Register to Configure or Read the Information |
|------------|---|
| T | Unit Period Register (QUPRD) |
| ΔX | Incremental Position = QPOSLAT(k) - QPOSLAT(K-1) |
| X | Fixed-unit position defined by sensor resolution and QCAPCTL[UPPS] bits |
| ΔT | Capture Period Latch (QCPRDLAT) |

16.7 eQEP Watchdog

The eQEP peripheral contains a 16-bit watchdog timer (Figure 16-20) that monitors the quadrature clock to indicate proper operation of the motion-control system. The eQEP watchdog timer is clocked from SYSCLKOUT/64 and the quadrature clock event (pulse) resets the watchdog timer. If no quadrature clock event is detected until a period match (QWDPRD = QWDTMR), then the watchdog timer times out and the watchdog interrupt flag is set (QFLG[WTO]). The time-out value is programmable through the watchdog period register (QWDPRD).




Figure 16-20. eQEP Watchdog Timer

16.8 eQEP Unit Timer Base

The eQEP peripheral includes a 32-bit timer (QUTMR) that is clocked by SYSCLKOUT to generate periodic interrupts for velocity calculations, see Figure 16-21. Whenever the unit timer (QUTMR) matches the unit period register (QUPRD), the eQEP peripheral resets the unit timer (QUTMR) and also generates the unit time out interrupt flag (QFLG[UTO]). The unit timer gets reset whenever timer value equals to configured period value.

The eQEP peripheral can be configured to latch the position counter, capture timer, and capture period values on a unit time out event so that latched values are used for velocity calculation as described in Section 16.6.




Figure 16-21. eQEP Unit Timer Base

16.9 QMA Module

The QEP Mode Adapter (QMA) is designed to extend the C2000™ eQEP module capabilities to support the additional modes described. [Figure 16-22](#) depicts how the QMA module is integrated into the eQEP module.

At reset, by default QMA logic is bypassed and the QEPA and QEPPB inputs from the pins go directly into the eQEP module. When QMA module is enabled by configuring the QMACTRL[MODE] register, the QEPA and QEPPB input are processed by this module and modified version of QEPA and QEPPB signals are sent to the eQEP module. The QMA module requires the eQEP module to be configured in the Direction-Count mode and generates a clock signal on QEPA input and direction signal on QEPPB input as needed for the proper operation of the intended mode.

- The xCLKMOD block inside the QMA module looks at the transitions on external QEPA and QEPPB signals to generate the clock signal on the QEPA input to the eQEP module.
- The xDIRMOD block inside the QMA module looks at the transitions on external QEPA and QEPPB signals to generate the direction signal on the QEPPB input to the eQEP module.

The QMA module has error detection logic to detect illegal transitions on QEPA and QEPPB input signals.

The QMA module's error and interrupt are integrated inside the eQEP module as described in [Section 16.10](#). In addition, the QMACTRL register configuration can be locked using the QMALOCK register. Refer to the register description for more details.




Figure 16-22. QMA Module Block Diagram

16.9.1 Modes of Operation

The QMA module can be operated in the following modes by configuring the QMACTRL register:

- QMA Mode-1 (QMACTRL[MODE]=1)
- QMA Mode-2 (QMACTRL[MODE]=2)

16.9.1.1 QMA Mode-1 (QMACTRL[MODE]=1)

This mode is used when the default state of EQEPA and EQEPB inputs is high. In this mode, outputs of QMA correspond to the following as shown in [Figure 16-23](#):

- EQEPA Output of QMA is the AND of EQEPA and EQEPB inputs coming from the pin
- EQEPB Output of QMA is the direction signal generated by QMA based on EQEPA and EQEPB inputs




Figure 16-23. QMA Mode-1

16.9.1.2 QMA Mode-2 (QMACTRL[MODE]=2)

This mode is used when the default state of EQEPA and EQEPB inputs is low. In this mode, outputs of QMA correspond to the following as shown in [Figure 16-24](#):

- EQEPA Output of QMA is the OR of EQEPA and EQEPB inputs coming from the pin
- EQEPB Output of QMA is the direction signal generated by QMA based on EQEPA and EQEPB inputs




Figure 16-24. QMA Mode-2

16.9.2 Interrupt and Error Generation

The error detection logic detects illegal transitions on EQEPA and EQEPB signals and generates an error signal. This error signal can be used to generate eQEP interrupt and error output. Refer to [Section 16.10](#) for details.

16.10 eQEP Interrupt Structure

Figure 16-25 shows how the interrupt mechanism works in the eQEP module.




Figure 16-25. eQEP Interrupt Generation

Eleven interrupt events (PCE, PHE, QDC, WTO, PCU, PCO, PCR, PCM, SEL, IEL and UTO) can be generated. The interrupt control register (QEINT) is used to enable/disable individual interrupt event sources. The interrupt flag register (QFLG) indicates if any interrupt event has been latched and contains the global interrupt flag bit (INT).

An interrupt pulse is generated to PIE when:

1. Interrupt is enabled for eQEP event inside QEINT register
2. Interrupt flag for eQEP event inside QFLG register is set, and
3. Global interrupt status flag bit QFLG[INT] had been cleared for previously generated interrupt event. The interrupt service routine needs to clear the global interrupt flag bit and the serviced event, by way of the interrupt clear register (QCLR), before any other interrupt pulses are generated. If either flags inside the QFLG register are not cleared, further interrupt events do not generate an interrupt to PIE. You can force an interrupt event by way of the interrupt force register (QFRC), which is useful for test purposes.

16.11 Software

16.11.1 EQEP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/eqep

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

16.11.1.1 Frequency Measurement Using eQEP

FILE: eqep_ex1_freq_cal.c

This example will calculate the frequency of an input signal using the eQEP module. ePWM1A is configured to generate this input signal with a frequency of 5 kHz. It will interrupt once every period and call the frequency calculation function. This example uses the IQMath library to simplify high-precision calculations.

In addition to the main example file, the following files must be included in this project:

- `eqep_ex1_calculation.c` - contains frequency calculation function
- `eqep_ex1_calculation.h` - includes initialization values for frequency structure

The configuration for this example is as follows

- Maximum frequency is configured to 10KHz (baseFreq)
- Minimum frequency is assumed at 50Hz for capture pre-scalar selection

SPEED_FR: High Frequency Measurement is obtained by counting the external input pulses for 10ms (unit timer set to 100Hz). $\text{SPEED_FR} = \frac{\text{Count}}{\Delta} \times 100\text{Hz}$

SPEED_PR: Low Frequency Measurement is obtained by measuring time period of input edges. Time measurement is averaged over 64 edges for better results and the capture unit performs the time measurement using pre-scaled SYSCLK.

Note that the pre-scaler for capture unit clock is selected such that the capture timer does not overflow at the required minimum frequency. This example runs indefinitely until the user stops it.

For more information about the frequency calculation see the comments at the beginning of `eqep_ex1_calculation.c` and the XLS file provided with the project, `eqep_ex1_calculation.xls`.

- For External connections, Control Card settings are used by default. To use launchpad pins for eQEP1A select them in SysConfig.

ExternalConnections for Control Card

- Connect GPIO6/eQEP1A to GPIO0/ePWM1A

16.11.1.2 Position and Speed Measurement Using eQEP

FILE: eqep_ex2_pos_speed.c

This example provides position and speed measurement using the capture unit and speed measurement using unit time out of the eQEP module. ePWM1 and a GPIO are configured to generate simulated eQEP signals.

The ePWM module will interrupt once every period and call the position/speed calculation function. This example uses the IQMath library to simplify high-precision calculations.

In addition to the main example file, the following files must be included in this project:

- `eqep_ex2_calculation.c` - contains position/speed calculation function
- `eqep_ex2_calculation.h` - includes initialization values for position/speed structure

The configuration for this example is as follows

- Maximum speed is configured to 6000rpm (baseRPM)
- Minimum speed is assumed at 10rpm for capture pre-scalar selection
- Pole pair is configured to 2 (polePairs)
- Encoder resolution is configured to 4000 counts/revolution (mechScaler)

- Which means: $4000 / 4 = 1000$ line/revolution quadrature encoder (simulated by ePWM1)
- ePWM1 (simulating QEP encoder signals) is configured for a 5kHz frequency or 300 rpm ($= 4 * 5000 \text{ cnts/sec} * 60 \text{ sec/min} / 4000 \text{ cnts/rev}$)

SPEEDRPM_FR: High Speed Measurement is obtained by counting the QEP input pulses for 10ms (unit timer set to 100Hz).

$$\text{SPEEDRPM_FR} = (\text{Position Delta} / 10\text{ms}) * 60 \text{ rpm}$$

SPEEDRPM_PR: Low Speed Measurement is obtained by measuring time period of QEP edges. Time measurement is averaged over 64 edges for better results and the capture unit performs the time measurement using pre-scaled SYSCLK.

Note that the pre-scaler for capture unit clock is selected such that the capture timer does not overflow at the required minimum frequency. This example runs indefinitely until the user stops it.

For more information about the position/speed calculation see the comments at the beginning of `eqep_ex2_calculation.c` and the XLS file provided with the project, `eqep_ex2_calculation.xls`.

External Connections

- Connect GPIO6/eQEP1A to GPIO0/ePWM1A (simulates eQEP Phase A signal)
- Connect GPIO7/eQEP1B to GPIO1/ePWM1B (simulates eQEP Phase B signal)
- Connect GPIO9/eQEP1I to GPIO4 (simulates eQEP Index Signal)

Watch Variables

- `posSpeed.speedRPMFR` - Speed meas. in rpm using QEP position counter
- `posSpeed.speedRPMMPR` - Speed meas. in rpm using capture unit
- `posSpeed.thetaMech` - Motor mechanical angle (Q15)
- `posSpeed.thetaElec` - Motor electrical angle (Q15)

16.11.1.3 ePWM frequency Measurement Using eQEP via xbar connection

FILE: `eqep_ex3_epwm_xbar.c`

This example will calculate the frequency of an PWM signal using the eQEP module. ePWM1A is configured to generate this input signal with a frequency of 5 kHz. This ePWM signal is connected to input of eQEP using Input CrossBar and EPWM XBAR. ePWM module will interrupt once every period and call the frequency calculation function. This example uses the IQMath library to simplify high-precision calculations.

In addition to the main example file, the following files must be included in this project:

- `eqep_ex1_calculation.c` - contains frequency calculation function
- `eqep_ex1_calculation.h` - includes initialization values for frequency structure

The configuration for this example is as follows

- Maximum frequency is configured to 10KHz (baseFreq)
- Minimum frequency is assumed at 50Hz for capture pre-scalar selection
- GPIO0 is connected to output of INPUT_XBAR1
- INPUT_XBAR1 is connected to output of PWMXBAR at TRIP4
- eQEPA source is configured as PWMXBAR.1 output (TRIP4)

SPEED_FR: High Frequency Measurement is obtained by counting the external input pulses for 10ms (unit timer set to 100Hz). $\lfloor \frac{\text{SPEED}_\text{FR}}{\text{Delta}} \rfloor \times 10\text{ms}$

SPEED_PR: Low Frequency Measurement is obtained by measuring time period of input edges. Time measurement is averaged over 64 edges for better results and the capture unit performs the time measurement using pre-scaled SYSCLK.

Note that the pre-scaler for capture unit clock is selected such that the capture timer does not overflow at the required minimum frequency. This example runs indefinitely until the user stops it.

For more information about the frequency calculation see the comments at the beginning of eqep_ex1_calculation.c and the XLS file provided with the project, eqep_ex1_calculation.xls.

Watch Variables

- *freq.freqHzFR* - Frequency measurement using position counter/unit time out
- *freq.freqHzPR* - Frequency measurement using capture unit

16.11.1.4 Frequency Measurement Using eQEP via unit timeout interrupt

FILE: eqep_ex4_freq_cal_interrupt.c

This example will calculate the frequency of an input signal using the eQEP module. ePWM1A is configured to generate this input signal with a frequency of 5 kHz. EQEP unit timeout is set which will generate an interrupt every *UNIT_PERIOD* microseconds and frequency calculation occurs continuously

The configuration for this example is as follows

- PWM frequency is specified as 5000Hz
- UNIT_PERIOD is specified as 10000 us
- Min frequency is $(1/(2*10ms))$ i.e 50Hz
- Highest frequency can be $(2^{32}) / ((2*10ms))$
- Resolution of frequency measurement is 50hz

freq : Frequency Measurement is obtained by counting the external input pulses for UNIT_PERIOD (unit timer set to 10 ms).

- *ExternalConnections* for Control Card
- Connect GPIO6/eQEP1A to GPIO0/ePWM1A

Watch Variables

- *freq* - Frequency measurement using position counter/unit time out
- *pass* - If measured frequency matches with PWM frequency then pass = 1 else 0

16.11.1.5 Motor speed and direction measurement using eQEP via unit timeout interrupt

FILE: eqep_ex5_speed_dir_motor.c

This example can be used to sense the speed and direction of motor using eQEP in quadrature encoder mode. ePWM1A is configured to simulate motor encoder signals with frequency of 5 kHz on both A and B pins with 90 degree phase shift (so as to run this example without motor). EQEP unit timeout is set which will generate an interrupt every *UNIT_PERIOD* microseconds and speed calculation occurs continuously based on the direction of motor

The configuration for this example is as follows

- PWM frequency is specified as 5000Hz
- UNIT_PERIOD is specified as 10000 us
- Simulated quadrature signal frequency is 20000Hz ($4 * 5000$)
- Encoder holes assumed as 1000
- Thus Simulated motor speed is 300rpm ($5000 * (60 / 1000)$)

freq : Simulated quadrature signal frequency measured by counting the external input pulses for UNIT_PERIOD (unit timer set to 10 ms). *speed* : Measure motor speed in rpm *dir* : Indicates clockwise (1) or anticlockwise (-1)

External Connections (if motor encoder signals are simulated by ePWM)

- Connect GPIO6/eQEP1A to GPIO0/ePWM1A (simulates eQEP Phase A signal)
- Connect GPIO7/eQEP1B to GPIO1/ePWM1B (simulates eQEP Phase B signal)

Watch Variables

- *freq* : Simulated motor frequency measurement is obtained by counting the external input pulses for UNIT_PERIOD (unit timer set to 10 ms).
- *speed* : Measure motor speed in rpm
- *dir* : Indicates clockwise (1) or anticlockwise (-1)
- *pass* - If measured quadrature frequency matches with i.e. input quadrature frequency (4 * PWM frequency) then pass = 1 else fail = 1 (** only when "MOTOR" is commented out)

16.12 eQEP Registers

This section describes the Enhanced Quadrature Encoder Pulse Registers.

16.12.1 EQEP Base Address Table

Table 16-4. EQEP Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| EQep1Regs | EQEP_REGS | EQEP1_BASE | 0x0000_5100 | YES |
| EQep2Regs | EQEP_REGS | EQEP2_BASE | 0x0000_5140 | YES |

16.12.2 EQEP_REGS Registers

Table 16-5 lists the memory-mapped registers for the EQEP_REGS registers. All register offset addresses not listed in **Table 16-5** should be considered as reserved locations and the register contents should not be modified.

Table 16-5. EQEP_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------------|----------------------------|------------------|---------|
| 0h | QPOS_CNT | Position Counter | Go | |
| 2h | QPOS_INIT | Position Counter Init | Go | |
| 4h | QPOS_MAX | Maximum Position Count | Go | |
| 6h | QPOS_CMP | Position Compare | Go | |
| 8h | QPOS_LAT | Index Position Latch | Go | |
| Ah | QPOS_SLAT | Strobe Position Latch | Go | |
| Ch | QPOS_LAT | Position Latch | Go | |
| Eh | QUTMR | QEP Unit Timer | Go | |
| 10h | QUPRD | QEP Unit Period | Go | |
| 12h | QWDTMR | QEP Watchdog Timer | Go | |
| 13h | QWDPRD | QEP Watchdog Period | Go | |
| 14h | QDECCTL | Quadrature Decoder Control | Go | |
| 15h | QEPCCTL | QEP Control | Go | |
| 16h | QCAPCTL | Quadrature Capture Control | Go | |
| 17h | QPOSCTL | Position Compare Control | Go | |
| 18h | QEINT | QEP Interrupt Control | Go | |
| 19h | QFLG | QEP Interrupt Flag | Go | |
| 1Ah | QCLR | QEP Interrupt Clear | Go | |
| 1Bh | QFRC | QEP Interrupt Force | Go | |
| 1Ch | QEPPSTS | QEP Status | Go | |
| 1Dh | QCTMR | QEP Capture Timer | Go | |
| 1Eh | QCPRD | QEP Capture Period | Go | |
| 1Fh | QCTMRLAT | QEP Capture Latch | Go | |
| 20h | QCPRDLAT | QEP Capture Period Latch | Go | |
| 30h | REV | QEP Revision Number | Go | |
| 32h | QEPPSTROBESEL | QEP Strobe select register | Go | |
| 34h | QMACTRL | QMA Control register | Go | |
| 36h | QEPPSRCSEL | QEP Source Select Register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 16-6** shows the codes that are used for access types in this section.

Table 16-6. EQEP_REGS Access Type Codes

| Access Type | Code | Description |
|-------------------|---------|---------------------|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |

Table 16-6. EQEP_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|--------------------------|---------|--|
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

16.12.2.1 QPOSCNT Register (Offset = 0h) [Reset = 00000000h]

QPOSCNT is shown in [Figure 16-26](#) and described in [Table 16-7](#).

Return to the [Summary Table](#).

Position Counter

Figure 16-26. QPOSCNT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSCNT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-7. QPOSCNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|--|
| 31-0 | QPOSCNT | R/W | 0h | <p>Position Counter</p> <p>This 32-bit position counter register counts up/down on every eQEP pulse based on direction input. This counter acts as a position integrator whose count value is proportional to position from a give reference point. This Register acts as a Read ONLY register while counter is counting up/down.</p> <p>Note: It is recommended to only write to the position counter register (QPOSCNT) during initialization, i.e. when the eQEP position counter is disabled (QPEN bit of QEPCTL is zero). Once the position counter is enabled (QPEN bit is one), writing to the eQEP position counter register (QPOSCNT) may cause unexpected results.</p> <p>Reset type: SYSRSn</p> |

16.12.2.2 QPOSINIT Register (Offset = 2h) [Reset = 00000000h]

QPOSINIT is shown in [Figure 16-27](#) and described in [Table 16-8](#).

Return to the [Summary Table](#).

Position Counter Init

Figure 16-27. QPOSINIT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSINIT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-8. QPOSINIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-0 | QPOSINIT | R/W | 0h | <p>Position Counter Init</p> <p>This register contains the position value that is used to initialize the position counter based on external strobe or index event. The position counter can be initialized through software. Writes to this register should always be full 32-bit writes.</p> <p>Reset type: SYSRSn</p> |

16.12.2.3 QPOSMAX Register (Offset = 4h) [Reset = 00000000h]

QPOSMAX is shown in [Figure 16-28](#) and described in [Table 16-9](#).

Return to the [Summary Table](#).

Maximum Position Count

Figure 16-28. QPOSMAX Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSMAX | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-9. QPOSMAX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 31-0 | QPOSMAX | R/W | 0h | Maximum Position Count This register contains the maximum position counter value. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn |

16.12.2.4 QPOSCMP Register (Offset = 6h) [Reset = 00000000h]

QPOSCMP is shown in [Figure 16-29](#) and described in [Table 16-10](#).

Return to the [Summary Table](#).

Position Compare

Figure 16-29. QPOSCMP Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSCMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-10. QPOSCMP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|--|
| 31-0 | QPOSCMP | R/W | 0h | <p>Position Compare</p> <p>The position-compare value in this register is compared with the position counter (QPOSCNT) to generate sync output and/or interrupt on compare match. Writes to this register should always be full 32-bit writes.</p> <p>Reset type: SYSRSn</p> |

16.12.2.5 QPOSILAT Register (Offset = 8h) [Reset = 00000000h]

QPOSILAT is shown in [Figure 16-30](#) and described in [Table 16-11](#).

Return to the [Summary Table](#).

Index Position Latch

Figure 16-30. QPOSILAT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSILAT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-11. QPOSILAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | QPOSILAT | R | 0h | Index Position Latch The position-counter value is latched into this register on an index event as defined by the QEPCTL[IEL] bits. Reset type: SYSRSn |

16.12.2.6 QPOSSLAT Register (Offset = Ah) [Reset = 00000000h]

QPOSSLAT is shown in [Figure 16-31](#) and described in [Table 16-12](#).

Return to the [Summary Table](#).

Strobe Position Latch

Figure 16-31. QPOSSLAT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSSLAT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-12. QPOSSLAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | QPOSSLAT | R | 0h | <p>Strobe Position Latch</p> <p>The position-counter value is latched into this register on a strobe event as defined by the QEPCTL[SEL] bits.</p> <p>Reset type: SYSRSn</p> |

16.12.2.7 QPOSLAT Register (Offset = Ch) [Reset = 00000000h]

QPOSLAT is shown in [Figure 16-32](#) and described in [Table 16-13](#).

Return to the [Summary Table](#).

Position Latch

Figure 16-32. QPOSLAT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QPOSLAT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-13. QPOSLAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|--|
| 31-0 | QPOSLAT | R | 0h | Position Latch The position-counter value is latched into this register on a unit time out event. Reset type: SYSRSn |

16.12.2.8 QUTMR Register (Offset = Eh) [Reset = 00000000h]

QUTMR is shown in [Figure 16-33](#) and described in [Table 16-14](#).

Return to the [Summary Table](#).

QEP Unit Timer

Figure 16-33. QUTMR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QUTMR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-14. QUTMR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | QUTMR | R/W | 0h | <p>QEP Unit Timer</p> <p>This register acts as time base for unit time event generation. When this timer value matches the unit time period value a unit time event is generated. Writes to this register should always be full 32-bit writes.</p> <p>Reset type: SYSRSn</p> |

16.12.2.9 QUPRD Register (Offset = 10h) [Reset = 00000000h]

QUPRD is shown in [Figure 16-34](#) and described in [Table 16-15](#).

Return to the [Summary Table](#).

QEP Unit Period

Figure 16-34. QUPRD Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QUPRD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 16-15. QUPRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 31-0 | QUPRD | R/W | 0h | <p>QEP Unit Period</p> <p>This register contains the period count for the unit timer to generate periodic unit time events. These events latch the eQEP position information at periodic intervals and optionally generate an interrupt.</p> <p>Writes to this register should always be full 32-bit writes.</p> <p>Reset type: SYSRSn</p> |

16.12.2.10 QWDTMR Register (Offset = 12h) [Reset = 0000h]

QWDTMR is shown in [Figure 16-35](#) and described in [Table 16-16](#).

Return to the [Summary Table](#).

QEP Watchdog Timer

Figure 16-35. QWDTMR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| QWDTMR | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QWDTMR | | | | | | | |
| R/W-0h | | | | | | | |

Table 16-16. QWDTMR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | QWDTMR | R/W | 0h | QEP Watchdog Timer This register acts as time base for the watchdog to detect motor stalls. When this timer value matches with the watchdog's period value a watchdog timeout interrupt is generated. This register is reset upon edge transition in quadrature-clock indicating the motion. Reset type: SYSRSn |

16.12.2.11 QWDPRD Register (Offset = 13h) [Reset = 0000h]

QWDPRD is shown in [Figure 16-36](#) and described in [Table 16-17](#).

Return to the [Summary Table](#).

QEP Watchdog Period

Figure 16-36. QWDPRD Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| QWDPRD | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QWDPRD | | | | | | | |
| R/W-0h | | | | | | | |

Table 16-17. QWDPRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15-0 | QWDPRD | R/W | 0h | QEP Watchdog Period This register contains the time-out count for the eQEP peripheral watchdog timer. When the watchdog timer value matches the watchdog period value, a watchdog timeout interrupt is generated. Reset type: SYSRSn |

16.12.2.12 QDECCTL Register (Offset = 14h) [Reset = 0000h]

QDECCTL is shown in [Figure 16-37](#) and described in [Table 16-18](#).

Return to the [Summary Table](#).

Quadrature Decoder Control

Figure 16-37. QDECCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|--------|--------|--------|----------|--------|--------|--------|
| QSRC | | SOEN | SPSEL | XCR | SWAP | IGATE | QAP |
| R/W-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QBP | QIP | QSP | | RESERVED | | QIDIRE | |
| R/W-0h | R/W-0h | R/W-0h | | R-0h | | R/W-0h | |

Table 16-18. QDECCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 15-14 | QSRC | R/W | 0h | Position-counter source selection Reset type: SYSRSn 0h (R/W) = Quadrature count mode (QCLK = iCLK, QDIR = iDIR) 1h (R/W) = Direction-count mode (QCLK = xCLK, QDIR = xDIR) 2h (R/W) = UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1) 3h (R/W) = DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = 0) |
| 13 | SOEN | R/W | 0h | Sync output-enable Reset type: SYSRSn 0h (R/W) = Disable position-compare sync output 1h (R/W) = Enable position-compare sync output |
| 12 | SPSEL | R/W | 0h | Sync output pin selection Reset type: SYSRSn 0h (R/W) = Index pin is used for sync output 1h (R/W) = Strobe pin is used for sync output |
| 11 | XCR | R/W | 0h | External Clock Rate Reset type: SYSRSn 0h (R/W) = 2x resolution: Count the rising/falling edge 1h (R/W) = 1x resolution: Count the rising edge only |
| 10 | SWAP | R/W | 0h | CLK/DIR Signal Source for Position Counter Reset type: SYSRSn 0h (R/W) = Quadrature-clock inputs are not swapped 1h (R/W) = Quadrature-clock inputs are swapped |
| 9 | IGATE | R/W | 0h | Index pulse gating option Reset type: SYSRSn 0h (R/W) = Disable gating of Index pulse 1h (R/W) = Gate the index pin with strobe |
| 8 | QAP | R/W | 0h | QEPA input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPA input |
| 7 | QBP | R/W | 0h | QEPB input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPB input |
| 6 | QIP | R/W | 0h | QEPI input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPI input |

Table 16-18. QDECCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | QSP | R/W | 0h | QEPS input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPS input |
| 4-1 | RESERVED | R | 0h | Reserved |
| 0 | QIDIRE | R/W | 0h | 0 - Compatible mode, Behavior same as existing devices 1 - Enhancement for Direction change during Index will be enabled: On QEPI direction change, the incoming posedge of QA can erroneously update/reset the position counter of the eQEP. This bit only needs to be enabled if the application requires a direction change occurring at the same time as an incoming QEPI signal, or when erroneous PC resets are observed. Reset type: SYSRSn |

16.12.2.13 QEPCTL Register (Offset = 15h) [Reset = 0000h]

QEPCTL is shown in [Figure 16-38](#) and described in [Table 16-19](#).

Return to the [Summary Table](#).

QEP Control

Figure 16-38. QEPCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|--------|--------|----|--------|--------|--------|--------|
| FREE_SOFT | | PCRM | | SEI | | IEI | |
| R/W-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWI | SEL | IEL | | QOPEN | QCLM | UTE | WDE |
| R/W-0h | R/W-0h | R/W-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 16-19. QEPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 15-14 | FREE_SOFT | R/W | 0h | Emulation mode Reset type: SYSRSn 0h (R/W) = QPOS_CNT behavior Position counter stops immediately on emulation suspend 0h (R/W) = QWDTMR behavior Watchdog counter stops immediately 0h (R/W) = QUTMR behavior Unit timer stops immediately 0h (R/W) = QCTMR behavior Capture Timer stops immediately 1h (R/W) = QPOS_CNT behavior Position counter continues to count until the rollover 1h (R/W) = QWDTMR behavior Watchdog counter counts until WD period match roll over 1h (R/W) = QUTMR behavior Unit timer counts until period rollover 1h (R/W) = QCTMR behavior Capture Timer counts until next unit period event 2h (R/W) = QPOS_CNT behavior Position counter is unaffected by emulation suspend 2h (R/W) = QWDTMR behavior Watchdog counter is unaffected by emulation suspend 2h (R/W) = QUTMR behavior Unit timer is unaffected by emulation suspend 2h (R/W) = QCTMR behavior Capture Timer is unaffected by emulation suspend 3h (R/W) = Same as FREE_SOFT_2 |
| 13-12 | PCRM | R/W | 0h | Position counter reset Reset type: SYSRSn 0h (R/W) = Position counter reset on an index event 1h (R/W) = Position counter reset on the maximum position 2h (R/W) = Position counter reset on the first index event 3h (R/W) = Position counter reset on a unit time event |
| 11-10 | SEI | R/W | 0h | Strobe event initialization of position counter Reset type: SYSRSn 0h (R/W) = Does nothing (action disabled) 1h (R/W) = Does nothing (action disabled) 2h (R/W) = Initializes the position counter on rising edge of the QEPS signal 3h (R/W) = Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe |

Table 16-19. QEPCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 9-8 | IEI | R/W | 0h | Index event init of position count Reset type: SYSRSn 0h (R/W) = Do nothing (action disabled) 1h (R/W) = Do nothing (action disabled) 2h (R/W) = Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT) 3h (R/W) = Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT) |
| 7 | SWI | R/W | 0h | Software init position counter Reset type: SYSRSn 0h (R/W) = Do nothing (action disabled) 1h (R/W) = Initialize position counter (QPOSCNT=QPOSINIT). This bit is not cleared automatically |
| 6 | SEL | R/W | 0h | Strobe event latch of position counter Reset type: SYSRSn 0h (R/W) = The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the QDECCTL register 1h (R/W) = Clockwise Direction: Position counter is latched on rising edge of QEPS strobe Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe |
| 5-4 | IEL | R/W | 0h | Index event latch of position counter (software index marker) Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Latches position counter on rising edge of the index signal 2h (R/W) = Latches position counter on falling edge of the index signal 3h (R/W) = Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to the QPOSILAT register and the direction flag is latched in the QEPSTS[QDLF] bit. This mode is useful for software index marking. |
| 3 | QOPEN | R/W | 0h | Quadrature position counter enable/software reset Reset type: SYSRSn 0h (R/W) = Reset the eQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset. When QOPEN is disabled, some flags in the QFLG register do not get reset or cleared and show the actual state of that flag. 1h (R/W) = eQEP position counter is enabled |
| 2 | QCLM | R/W | 0h | QEP capture latch mode Reset type: SYSRSn 0h (R/W) = Latch on position counter read by CPU. Capture timer and capture period values are latched into QCTMRLAT and QCPRDLAT registers when CPU reads the QPOSCNT register. 1h (R/W) = Latch on unit time out. Position counter, capture timer and capture period values are latched into QPOSLAT, QCTMRLAT and QCPRDLAT registers on unit time out. |
| 1 | UTE | R/W | 0h | QEP unit timer enable Reset type: SYSRSn 0h (R/W) = Disable eQEP unit timer 1h (R/W) = Enable unit timer |
| 0 | WDE | R/W | 0h | QEP watchdog enable Reset type: SYSRSn 0h (R/W) = Disable the eQEP watchdog timer 1h (R/W) = Enable the eQEP watchdog timer |

16.12.2.14 QCAPCTL Register (Offset = 16h) [Reset = 0000h]

QCAPCTL is shown in [Figure 16-39](#) and described in [Table 16-20](#).

Return to the [Summary Table](#).

Quadrature Capture Control

Figure 16-39. QCAPCTL Register

| | | | | | | | |
|----------|----|--------|----|----------|--------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CEN | | | | RESERVED | | | |
| R/W-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | CCPS | | | UPPS | | |
| R-0h | | R/W-0h | | | R/W-0h | | |

Table 16-20. QCAPCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15 | CEN | R/W | 0h | Enable eQEP capture Reset type: SYSRSn 0h (R/W) = eQEP capture unit is disabled 1h (R/W) = eQEP capture unit is enabled |
| 14-7 | RESERVED | R | 0h | Reserved |
| 6-4 | CCPS | R/W | 0h | eQEP capture timer clock prescaler Reset type: SYSRSn 0h (R/W) = CAPCLK = SYSCLKOUT/1 1h (R/W) = CAPCLK = SYSCLKOUT/2 2h (R/W) = CAPCLK = SYSCLKOUT/4 3h (R/W) = CAPCLK = SYSCLKOUT/8 4h (R/W) = CAPCLK = SYSCLKOUT/16 5h (R/W) = CAPCLK = SYSCLKOUT/32 6h (R/W) = CAPCLK = SYSCLKOUT/64 7h (R/W) = CAPCLK = SYSCLKOUT/128 |
| 3-0 | UPPS | R/W | 0h | Unit position event prescaler Reset type: SYSRSn 0h (R/W) = UPEVNT = QCLK/1 1h (R/W) = UPEVNT = QCLK/2 2h (R/W) = UPEVNT = QCLK/4 3h (R/W) = UPEVNT = QCLK/8 4h (R/W) = UPEVNT = QCLK/16 5h (R/W) = UPEVNT = QCLK/32 6h (R/W) = UPEVNT = QCLK/64 7h (R/W) = UPEVNT = QCLK/128 8h (R/W) = UPEVNT = QCLK/256 9h (R/W) = UPEVNT = QCLK/512 Ah (R/W) = UPEVNT = QCLK/1024 Bh (R/W) = UPEVNT = QCLK/2048 Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved |

16.12.2.15 QPOSCTL Register (Offset = 17h) [Reset = 0000h]

QPOSCTL is shown in [Figure 16-40](#) and described in [Table 16-21](#).

Return to the [Summary Table](#).

Position Compare Control

Figure 16-40. QPOSCTL Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|--------|--------|--------|----|--------|---|---|
| PCSHDW | PCLOAD | PCPOL | PCE | | PCSPW | | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCSPW | | | | | | | |
| R/W-0h | | | | | | | |

Table 16-21. QPOSCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 15 | PCSHDW | R/W | 0h | Position compare of shadow enable Reset type: SYSRSn 0h (R/W) = Shadow disabled, load Immediate 1h (R/W) = Shadow enabled |
| 14 | PCLOAD | R/W | 0h | Position compare of shadow load Reset type: SYSRSn 0h (R/W) = Load on QPOSCTN = 0 1h (R/W) = Load when QPOSCTN = QPOS CMP |
| 13 | PCPOL | R/W | 0h | Polarity of sync output Reset type: SYSRSn 0h (R/W) = Active HIGH pulse output 1h (R/W) = Active LOW pulse output |
| 12 | PCE | R/W | 0h | Position compare enable/disable Reset type: SYSRSn 0h (R/W) = Disable position compare unit 1h (R/W) = Enable position compare unit |
| 11-0 | PCSPW | R/W | 0h | Select-position-compare sync output pulse width Reset type: SYSRSn 0h (R/W) = 1 * 4 * SYSCLKOUT cycles 1h (R/W) = 2 * 4 * SYSCLKOUT cycles FFFh (R/W) = 4096 * 4 * SYSCLKOUT cycles |

16.12.2.16 QEINT Register (Offset = 18h) [Reset = 0000h]

QEINT is shown in [Figure 16-41](#) and described in [Table 16-22](#).

Return to the [Summary Table](#).

QEP Interrupt Control

Figure 16-41. QEINT Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | QMAE | UTO | IEL | SEL | PCM |
| R-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCR | PCO | PCU | WTO | QDC | QPE | PCE | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |

Table 16-22. QEINT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12 | QMAE | R/W | 0h | QMA Error Interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 11 | UTO | R/W | 0h | Unit time out interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 10 | IEL | R/W | 0h | Index event latch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 9 | SEL | R/W | 0h | Strobe event latch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 8 | PCM | R/W | 0h | Position-compare match interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 7 | PCR | R/W | 0h | Position-compare ready interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 6 | PCO | R/W | 0h | Position counter overflow interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 5 | PCU | R/W | 0h | Position counter underflow interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 4 | WTO | R/W | 0h | Watchdog time out interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |

Table 16-22. QEINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | QDC | R/W | 0h | Quadrature direction change interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 2 | QPE | R/W | 0h | Quadrature phase error interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 1 | PCE | R/W | 0h | Position counter error interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled |
| 0 | RESERVED | R | 0h | Reserved |

16.12.2.17 QFLG Register (Offset = 19h) [Reset = 0000h]

QFLG is shown in [Figure 16-42](#) and described in [Table 16-23](#).

Return to the [Summary Table](#).

QEP Interrupt Flag

Figure 16-42. QFLG Register

| | | | | | | | |
|----------|------|------|------|------|------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | QMAE | UTO | IEL | SEL | PCM |
| R-0h | | | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCR | PCO | PCU | WTO | QDC | PHE | PCE | INT |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 16-23. QFLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12 | QMAE | R | 0h | QMA Error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated |
| 11 | UTO | R | 0h | Unit time out interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set by eQEP unit timer period match |
| 10 | IEL | R | 0h | Index event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after latching the QPOSCNT to QPOSILAT |
| 9 | SEL | R | 0h | Strobe event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after latching the QPOSCNT to QPOSSLAT |
| 8 | PCM | R | 0h | eQEP compare match event interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position-compare match |
| 7 | PCR | R | 0h | Position-compare ready interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after transferring the shadow register value to the active position compare register |
| 6 | PCO | R | 0h | Position counter overflow interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position counter overflow. |
| 5 | PCU | R | 0h | Position counter underflow interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position counter underflow. |
| 4 | WTO | R | 0h | Watchdog timeout interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set by watchdog timeout |

Table 16-23. QFLG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3 | QDC | R | 0h | Quadrature direction change interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated |
| 2 | PHE | R | 0h | Quadrature phase error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set on simultaneous transition of QEPA and QEPB |
| 1 | PCE | R | 0h | Position counter error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Position counter error |
| 0 | INT | R | 0h | Global interrupt status flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated |

16.12.2.18 QCLR Register (Offset = 1Ah) [Reset = 0000h]

QCLR is shown in [Figure 16-43](#) and described in [Table 16-24](#).

Return to the [Summary Table](#).

QEP Interrupt Clear

Figure 16-43. QCLR Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | QMAE | UTO | IEL | SEL | PCM |
| R-0h | | | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h | R-0/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCR | PCO | PCU | WTO | QDC | PHE | PCE | INT |
| R-0/W1S-0h |

Table 16-24. QCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|---------|-------|---|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12 | QMAE | R-0/W1S | 0h | Clear QMA Error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 11 | UTO | R-0/W1S | 0h | Clear unit time out interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 10 | IEL | R-0/W1S | 0h | Clear index event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 9 | SEL | R-0/W1S | 0h | Clear strobe event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 8 | PCM | R-0/W1S | 0h | Clear eQEP compare match event interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 7 | PCR | R-0/W1S | 0h | Clear position-compare ready interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 6 | PCO | R-0/W1S | 0h | Clear position counter overflow interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 5 | PCU | R-0/W1S | 0h | Clear position counter underflow interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 4 | WTO | R-0/W1S | 0h | Clear watchdog timeout interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |

Table 16-24. QCLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3 | QDC | R-0/W1S | 0h | Clear quadrature direction change interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 2 | PHE | R-0/W1S | 0h | Clear quadrature phase error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 1 | PCE | R-0/W1S | 0h | Clear position counter error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |
| 0 | INT | R-0/W1S | 0h | Global interrupt clear flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag |

16.12.2.19 QFRC Register (Offset = 1Bh) [Reset = 0000h]

QFRC is shown in [Figure 16-44](#) and described in [Table 16-25](#).

Return to the [Summary Table](#).

QEP Interrupt Force

Figure 16-44. QFRC Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | QMAE | UTO | IEL | SEL | PCM | |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCR | PCO | PCU | WTO | QDC | PHE | PCE | RESERVED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |

Table 16-25. QFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-13 | RESERVED | R | 0h | Reserved |
| 12 | QMAE | R/W | 0h | Force QMA error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 11 | UTO | R/W | 0h | Force unit time out interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 10 | IEL | R/W | 0h | Force index event latch interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 9 | SEL | R/W | 0h | Force strobe event latch interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 8 | PCM | R/W | 0h | Force position-compare match interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 7 | PCR | R/W | 0h | Force position-compare ready interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 6 | PCO | R/W | 0h | Force position counter overflow interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 5 | PCU | R/W | 0h | Force position counter underflow interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 4 | WTO | R/W | 0h | Force watchdog time out interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |

Table 16-25. QFRC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | QDC | R/W | 0h | Force quadrature direction change interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 2 | PHE | R/W | 0h | Force quadrature phase error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 1 | PCE | R/W | 0h | Force position counter error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt |
| 0 | RESERVED | R | 0h | Reserved |

16.12.2.20 QEPSTS Register (Offset = 1Ch) [Reset = 0000h]

QEPSTS is shown in [Figure 16-45](#) and described in [Table 16-26](#).

Return to the [Summary Table](#).

QEP Status

Figure 16-45. QEPSTS Register

| | | | | | | | |
|----------|------|------|------|----------|----------|----------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UPEVNT | FIDF | QDF | QDLF | COEF | CDEF | FIMF | PCEF |
| R/W1C-0h | R-0h | R-0h | R-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R-0h |

Table 16-26. QEPSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|-------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | UPEVNT | R/W1C | 0h | Unit position event flag Reset type: SYSRSn 0h (R/W) = No unit position event detected 1h (R/W) = Unit position event detected. Write 1 to clear |
| 6 | FIDF | R | 0h | Direction on the first index marker Status of the direction is latched on the first index event marker. Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) on the first index event 1h (R/W) = Clockwise rotation (or forward movement) on the first index event |
| 5 | QDF | R | 0h | Quadrature direction flag Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) 1h (R/W) = Clockwise rotation (or forward movement) |
| 4 | QDLF | R | 0h | eQEP direction latch flag Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) on index event marker 1h (R/W) = Clockwise rotation (or forward movement) on index event marker |
| 3 | COEF | R/W1C | 0h | Capture overflow error flag Reset type: SYSRSn 0h (R/W) = Overflow has not occurred. 1h (R/W) = Overflow occurred in eQEP Capture timer (QEPCTMR). This bit is cleared by writing a '1'. |
| 2 | CDEF | R/W1C | 0h | Capture direction error flag Reset type: SYSRSn 0h (R/W) = Capture direction error has not occurred. 1h (R/W) = Direction change occurred between the capture position event. This bit is cleared by writing a '1'. |
| 1 | FIMF | R/W1C | 0h | First index marker flag Reset type: SYSRSn 0h (R/W) = First index pulse has not occurred. 1h (R/W) = Set by first occurrence of index pulse. This bit is cleared by writing a '1'. |

Table 16-26. QEPSTS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | PCEF | R | 0h | Position counter error flag. This bit is not sticky and it is updated for every index event. Reset type: SYSRSn 0h (R/W) = No error occurred during the last index transition 1h (R/W) = Position counter error |

16.12.2.21 QCTMR Register (Offset = 1Dh) [Reset = 0000h]

QCTMR is shown in [Figure 16-46](#) and described in [Table 16-27](#).

Return to the [Summary Table](#).

QEP Capture Timer

Figure 16-46. QCTMR Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| QCTMR | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QCTMR | | | | | | | |
| R/W-0h | | | | | | | |

Table 16-27. QCTMR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | QCTMR | R/W | 0h | This register provides time base for edge capture unit. Reset type: SYSRSn |

16.12.2.22 QCPRD Register (Offset = 1Eh) [Reset = 0000h]

QCPRD is shown in [Figure 16-47](#) and described in [Table 16-28](#).

Return to the [Summary Table](#).

QEP Capture Period

Figure 16-47. QCPRD Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| QCPRD | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QCPRD | | | | | | | |
| R/W-0h | | | | | | | |

Table 16-28. QCPRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | QCPRD | R/W | 0h | This register holds the period count value between the last successive eQEP position events Reset type: SYSRSn |

16.12.2.23 QCTMRLAT Register (Offset = 1Fh) [Reset = 0000h]

QCTMRLAT is shown in [Figure 16-48](#) and described in [Table 16-29](#).

Return to the [Summary Table](#).

QEP Capture Latch

Figure 16-48. QCTMRLAT Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| QCTMRLAT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QCTMRLAT | | | | | | | |
| R-0h | | | | | | | |

Table 16-29. QCTMRLAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-0 | QCTMRLAT | R | 0h | The eQEP capture timer value can be latched into this register on two events viz., unit timeout event, reading the eQEP position counter. Reset type: SYSRSn |

16.12.2.24 QCPRDLAT Register (Offset = 20h) [Reset = 0000h]

QCPRDLAT is shown in [Figure 16-49](#) and described in [Table 16-30](#).

Return to the [Summary Table](#).

QEP Capture Period Latch

Figure 16-49. QCPRDLAT Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| QCPRDLAT | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QCPRDLAT | | | | | | | |
| R-0h | | | | | | | |

Table 16-30. QCPRDLAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-0 | QCPRDLAT | R | 0h | eQEP capture period value can be latched into this register on two events viz., unit timeout event, reading the eQEP position counter. Reset type: SYSRSn |

16.12.2.25 REV Register (Offset = 30h) [Reset = 00000009h]

REV is shown in [Figure 16-50](#) and described in [Table 16-31](#).

Return to the [Summary Table](#).

QEP Revision Number

Figure 16-50. REV Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|-------|----|-------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | MINOR | | MAJOR | | | |
| R-0-0h | | | | | | | | | | R-1h | | R-1h | | | |

Table 16-31. REV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-6 | RESERVED | R-0 | 0h | Reserved |
| 5-3 | MINOR | R | 1h | This field specifies the Minor Revision number for the eQEP IP. Reset type: N/A |
| 2-0 | MAJOR | R | 1h | This field specifies the Major Revision number for the eQEP IP. Reset type: N/A |

16.12.2.26 QEPSTROBESEL Register (Offset = 32h) [Reset = 00000000h]

QEPSTROBESEL is shown in [Figure 16-51](#) and described in [Table 16-32](#).

Return to the [Summary Table](#).

QEP Strobe select register

Figure 16-51. QEPSTROBESEL Register

| | | | | | | | | | |
|----------|----|----|----|----|----|-----------|----|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| RESERVED | | | | | | | | | |
| R-0-0h | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| RESERVED | | | | | | | | | |
| R-0-0h | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RESERVED | | | | | | | | | |
| R-0-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RESERVED | | | | | | STROBESEL | | | |
| R-0-0h | | | | | | | | | |
| R/W-0h | | | | | | | | | |

Table 16-32. QEPSTROBESEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|---|
| 31-2 | RESERVED | R-0 | 0h | Reserved |
| 1-0 | STROBESEL | R/W | 0h | Strobe source select: Reset type: SYSRSn 0h (R/W) = QEP Strobe after polarity mux 1h (R/W) = QEP Strobe after polarity mux 2h (R/W) = QEP Strobe after polarity mux ORed with ADCSOCA 3h (R/W) = QEP Strobe after polarity mux ORed with ADCSOCB |

16.12.2.27 QMACTRL Register (Offset = 34h) [Reset = 00000000h]

QMACTRL is shown in [Figure 16-52](#) and described in [Table 16-33](#).

Return to the [Summary Table](#).

QMA Control register

Figure 16-52. QMACTRL Register

| | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | | | | | | | | | MODE | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | |

Table 16-33. QMACTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-3 | RESERVED | R-0 | 0h | Reserved |
| 2-0 | MODE | R/W | 0h | Select Mode for QMA mode: 000 : QMA Module is bypassed. 001 : QMA Mode-1 operation selected 010 : QMA Mode-2 operation selected 011 : QMA Module is bypassed (reserved) 1xx : QMA Module is bypassed (reserved) Reset type: SYSRSn |

16.12.2.28 QEPSRCSEL Register (Offset = 36h) [Reset = 00000000h]

QEPSRCSEL is shown in Figure 16-53 and described in Table 16-34.

Return to the [Summary Table](#).

QEP Source Select Register

Figure 16-53. QEPSRCSEL Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|---------|----|----|----|---------|----|----|----|---------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| QEPSSEL | | | | QEPISEL | | | | QEPBSEL | | | | QEPASEL | | | |
| R/W-0h | | | | R/W-0h | | | | R/W-0h | | | | R/W-0h | | | |

Table 16-34. QEPSRCSEL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R-O | 0h | Reserved |
| 15-12 | QEPSSEL | R/W | 0h | QEP Strobe source select: 0x0: From device Pins (Default). Others: Tied to zero. Reset type: SYSRSn |
| 11-8 | QEPISEL | R/W | 0h | QEP Index source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2_LITE.CTRIPH 0x3: CMPSS3_LITE.CTRIPH 0x4: CMPSS4_LITE.CTRIPH 0x5: RSVD 0x6: RSVD 0x7: RSVD 0x8: RSVD 0x9: PWMXBAR.1 0xA:PWMXBAR.2 0xB:PWMXBAR.3 0xC:PWMXBAR.4 0xD:PWMXBAR.5 0xE:PWMXBAR.6 0xF:PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn |

Table 16-34. QEPSRCSEL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|--|
| 7-4 | QEpbSEL | R/W | 0h | <p>QEPB source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2_LITE.CTRIPH 0x3: CMPSS3_LITE.CTRIPH 0x4: CMPSS4_LITE.CTRIPH 0x5: RSVD 0x6: RSVD 0x7: RSVD 0x8: RSVD 0x9: PWMXBAR.1 0xA:PWMXBAR.2 0xB:PWMXBAR.3 0xC:PWMXBAR.4 0xD:PWMXBAR.5 0xE:PWMXBAR.6 0xF:PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn </p> |
| 3-0 | QEPASEL | R/W | 0h | <p>QEPA source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2_LITE.CTRIPH 0x3: CMPSS3_LITE.CTRIPH 0x4: CMPSS4_LITE.CTRIPH 0x5: RSVD 0x6: RSVD 0x7: RSVD 0x8: RSVD 0x9: PWMXBAR.1 0xA:PWMXBAR.2 0xB:PWMXBAR.3 0xC:PWMXBAR.4 0xD:PWMXBAR.5 0xE:PWMXBAR.6 0xF:PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn </p> |

16.12.3 EQEP Registers to Driverlib Functions

Table 16-35. EQEP Registers to Driverlib Functions

| File | Driverlib Function |
|-----------------|-------------------------------|
| QPOSCNT | |
| eqep.h | EQEP_getPosition |
| eqep.h | EQEP_setPosition |
| QPOSINIT | |
| eqep.h | EQEP_setInitialPosition |
| QPOSMAX | |
| eqep.h | EQEP_setPositionCounterConfig |
| QPOSCMP | |
| eqep.c | EQEP_setCompareConfig |
| QPOSILAT | |
| eqep.h | EQEP_getIndexPositionLatch |
| QPOSSLAT | |

Table 16-35. EQEP Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------|--|
| eqep.h | EQEP_getStrobePositionLatch |
| QPOSLAT | |
| eqep.h | EQEP_getPositionLatch |
| QUTMR | |
| - | |
| QUPRD | |
| eqep.h | EQEP_loadUnitTimer |
| eqep.h | EQEP_enableUnitTimer |
| QWDTMR | |
| eqep.h | EQEP_setWatchdogTimerValue |
| eqep.h | EQEP_getWatchdogTimerValue |
| QWDPRD | |
| eqep.h | EQEP_enableWatchdog |
| QDECCTL | |
| eqep.c | EQEP_setCompareConfig |
| eqep.c | EQEP_setInputPolarity |
| eqep.h | EQEP_setDecoderConfig |
| eqep.h | EQEP_enableDirectionChangeDuringIndex |
| eqep.h | EQEP_disableDirectionChangeDuringIndex |
| QEPCCTL | |
| eqep.h | EQEP_enableModule |
| eqep.h | EQEP_disableModule |
| eqep.h | EQEP_setPositionCounterConfig |
| eqep.h | EQEP_enableUnitTimer |
| eqep.h | EQEP_disableUnitTimer |
| eqep.h | EQEP_enableWatchdog |
| eqep.h | EQEP_disableWatchdog |
| eqep.h | EQEP_setPositionInitMode |
| eqep.h | EQEP_setSWPositionInit |
| eqep.h | EQEP_setLatchMode |
| eqep.h | EQEP_setEmulationMode |
| QCAPCTL | |
| eqep.h | EQEP_setCaptureConfig |
| eqep.h | EQEP_enableCapture |
| eqep.h | EQEP_disableCapture |
| QPOSCTL | |
| eqep.c | EQEP_setCompareConfig |
| eqep.h | EQEP_enableCompare |
| eqep.h | EQEP_disableCompare |
| eqep.h | EQEP_setComparePulseWidth |
| QEINT | |
| eqep.h | EQEP_enableInterrupt |
| eqep.h | EQEP_disableInterrupt |
| QFLG | |
| eqep.h | EQEP_getInterruptStatus |

Table 16-35. EQEP Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------------|----------------------------|
| eqep.h | EQEP_getError |
| QCLR | |
| eqep.h | EQEP_clearInterruptStatus |
| QFRC | |
| eqep.h | EQEP_forceInterrupt |
| QEPSTS | |
| eqep.h | EQEP_getDirection |
| eqep.h | EQEP_getStatus |
| eqep.h | EQEP_clearStatus |
| QCTMR | |
| eqep.h | EQEP_getCaptureTimer |
| eqep.h | EQEP_getCaptureTimerLatch |
| QCPRD | |
| eqep.h | EQEP_getCapturePeriod |
| eqep.h | EQEP_getCapturePeriodLatch |
| QCTMRLAT | |
| eqep.h | EQEP_getCaptureTimerLatch |
| QCPRDLAT | |
| eqep.h | EQEP_getCapturePeriodLatch |
| REV | |
| - | |
| QEPESTROBESEL | |
| eqep.h | EQEP_setStrobeSource |
| QMACTRL | |
| eqep.h | EQEP_setQMAModuleMode |
| QEPESRCSEL | |
| eqep.h | EQEP_selectSource |

Chapter 17

Controller Area Network (CAN)



This chapter describes the Controller Area Network (CAN) module. CAN is a serial communications protocol that efficiently supports distributed real-time control with a high level of reliability. The CAN module supports bit rates up to 1 Mbit/s and is compliant with the ISO11898-1 (CAN 2.0B) protocol specification.

Further information can be found in:

- [Calculator for CAN Bit Timing Parameters Application Report](#)
- [Programming Examples and Debug Strategies for the DCAN Module Application Report](#)
- [Configurable Error Generator for Controller Area Network Application Report](#)

| | |
|---|-------------|
| 17.1 Introduction..... | 1714 |
| 17.2 Functional Description..... | 1717 |
| 17.3 Operating Modes..... | 1719 |
| 17.4 Multiple Clock Source..... | 1725 |
| 17.5 Interrupt Functionality..... | 1726 |
| 17.6 Parity Check Mechanism..... | 1728 |
| 17.7 Debug Mode..... | 1729 |
| 17.8 Module Initialization..... | 1729 |
| 17.9 Configuration of Message Objects..... | 1730 |
| 17.10 Message Handling..... | 1731 |
| 17.11 CAN Bit Timing..... | 1737 |
| 17.12 Message Interface Register Sets..... | 1746 |
| 17.13 Message RAM..... | 1748 |
| 17.14 Software..... | 1753 |
| 17.15 CAN Registers..... | 1755 |

17.1 Introduction

This device uses the CAN IP known as DCAN.

17.1.1 DCAN Related Collateral

Foundational Materials

- [Automotive CAN Overview and Training \(Video\)](#)
- [C2000 Academy - CAN](#)
 - Refer to the DCAN section
- [CAN Physical layer \(Video\)](#)
- [CAN and CAN FD Overview \(Video\)](#)
- [CAN and CAN FD Protocol \(Video\)](#)

17.1.2 Features

The CAN module implements the following features:

- Complies with ISO11898-1 (Bosch® CAN protocol specification 2.0 A and B)
- Bit rates up to 1Mbps
- Multiple clock sources
- 32 message objects (“message objects” are also referred to as “mailboxes” in this document; the two terms are used interchangeably), each with the following properties:
 - Configurable as receive or transmit
 - Configurable with standard (11-bit) or extended (29-bit) identifier
 - Supports programmable identifier receive mask
 - Supports data and remote frames
 - Holds 0 to 8 bytes of data
 - Parity-checked configuration and data RAM
- Individual identifier mask for each message object
- Programmable FIFO mode for message objects
- Programmable loop-back modes for self-test operation
- Suspend mode for debug support
- Software module reset
- Automatic bus-on, after bus-off state by a programmable 32-bit timer
- Message-RAM parity-check mechanism
- Two interrupt lines

Note

For a CAN bit clock of 100MHz, the smallest bit rate possible is 3.90625kbps.

Depending on the timing settings used, the accuracy of the on-chip zero-pin oscillator (specified in the data sheet) may not meet the requirements of the CAN protocol. In this situation, an external clock source must be used.

17.1.3 Block Diagram

Figure 17-1 shows a block diagram of the CAN module. Following is a description of some of the main blocks.




Figure 17-1. CAN Block Diagram

17.1.3.1 CAN Core

The CAN core consists of the CAN Protocol Controller and the Rx/Tx Shift register. It handles all ISO 11898-1 protocol functions.

17.1.3.2 Message Handler

The message handler is a state machine which controls the data transfer between the single-port Message RAM and the CAN Core's Rx/Tx Shift register. It also handles acceptance filtering and the interrupt request generation as programmed in the control registers.

17.1.3.3 Message RAM

The CAN message RAM enables the storage of 32 CAN messages.

17.1.3.4 Registers and Message Object Access (IFx)

Data consistency is provided by indirect accesses to the message objects. During normal operation, all CPU accesses to the message RAM are done through Interface registers. The IFx registers can be thought of as a "window" through which the message objects (mailboxes) are accessed.

Three Interface register sets control the CPU read and write accesses to the Message RAM, see [Figure 17-2](#). There are two Interface register sets for read/write access (IF1 and IF2) and one Interface register set for read access only (IF3). See also [Section 17.12](#). The Interface registers have the same word length as the message RAM.

In a dedicated test mode, the message RAM is memory-mapped and can be directly accessed.




Figure 17-2. Accessing Message Objects Through IFx Registers

17.2 Functional Description

The CAN module performs CAN protocol communication according to ISO 11898-1. The bit rate can be programmed to values up to 1Mbps. A CAN transceiver chip is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message objects can be configured. The message objects and identifier masks are stored in the Message RAM.

All functions concerning the handling of messages are implemented in the message handler. These functions are: acceptance filtering; the transfer of messages between the CAN Core and the Message RAM; and the handling of transmission requests .

The register set of the CAN can be accessed directly by the CPU through the module interface. These registers are used to control and configure the CAN core and the message handler, and to access the message RAM.

17.2.1 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some I/O functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pull-ups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

17.2.2 Address/Data Bus Bridge

The CAN module uses a special addressing scheme to support byte accesses. It is recommended to only use 32-bit accesses to the CAN registers using the *HWREG_BP()* macro that uses the *__byte_peripheral_32()* intrinsic. If 16-bit accesses are to be used, the lower 16-bits must be written to the register's address, and the upper 16-bits must be written to the register's address plus 2.

Because of the bus bridge, the view of the CAN module's register space through the Code Composer Studio™ (CCS) IDE memory window does not always match the actual addressing. When the view mode is 32-bit or 16-bit, even addresses are effectively duplicated; odd addresses can be ignored. When the view mode is 8-bit, even addresses from within the CAN module are duplicated into the odd addresses in the CCS memory view; odd addresses from the module are not displayed.

Table 17-1. CAN Register Access from Software

| CAN Register Space | | | C28x 8-Bit | | C28x 16-Bit | | C28x 32-Bit | |
|--------------------|----------|------------|------------------------------------|--------|-----------------------------------|--------|----------------------------------|------------|
| Address | Name | Data | Access | Data | Access | Data | Address | Data |
| 0x00 | CAN_CTL | 0x33221100 | <code>__byte((int *)0x00,0)</code> | 0x0000 | <code>(*((short *)(0x00)))</code> | 0x1100 | <code>(*((long *)(0x00)))</code> | 0x33221100 |
| 0x04 | CAN_ES | 0x77665544 | <code>__byte((int *)0x01,0)</code> | 0x0011 | <code>(*((short *)(0x01)))</code> | 0x1100 | <code>(*((long *)(0x01)))</code> | 0x33221100 |
| 0x08 | CAN_ERRC | 0xBBAA9988 | <code>__byte((int *)0x02,0)</code> | 0x0022 | <code>(*((short *)(0x02)))</code> | 0x3322 | <code>(*((long *)(0x02)))</code> | 0x33221100 |
| 0x0C | CAN_BTR | 0xFFEEDDCC | <code>__byte((int *)0x03,0)</code> | 0x0033 | <code>(*((short *)(0x03)))</code> | 0x3322 | <code>(*((long *)(0x03)))</code> | 0x33221100 |
| | | | <code>__byte((int *)0x04,0)</code> | 0x0044 | <code>(*((short *)(0x04)))</code> | 0x5544 | <code>(*((long *)(0x04)))</code> | 0x77665544 |
| | | | <code>__byte((int *)0x05,0)</code> | 0x0055 | <code>(*((short *)(0x05)))</code> | 0x5544 | <code>(*((long *)(0x05)))</code> | 0x77665544 |
| | | | <code>__byte((int *)0x06,0)</code> | 0x0066 | <code>(*((short *)(0x06)))</code> | 0x7766 | <code>(*((long *)(0x06)))</code> | 0x77665544 |
| | | | <code>__byte((int *)0x07,0)</code> | 0x0077 | <code>(*((short *)(0x07)))</code> | 0x7766 | <code>(*((long *)(0x07)))</code> | 0x77665544 |
| | | | <code>__byte((int *)0x08,0)</code> | 0x0088 | <code>(*((short *)(0x08)))</code> | 0x9988 | <code>(*((long *)(0x08)))</code> | 0xBBAA9988 |
| | | | <code>__byte((int *)0x09,0)</code> | 0x0099 | <code>(*((short *)(0x09)))</code> | 0x9988 | <code>(*((long *)(0x09)))</code> | 0xBBAA9988 |
| | | | <code>__byte((int *)0x0A,0)</code> | 0x00AA | <code>(*((short *)(0x0A)))</code> | 0xBBAA | <code>(*((long *)(0x0A)))</code> | 0xBBAA9988 |
| | | | <code>__byte((int *)0x0B,0)</code> | 0x00BB | <code>(*((short *)(0x0B)))</code> | 0xBBAA | <code>(*((long *)(0x0B)))</code> | 0xBBAA9988 |
| | | | <code>__byte((int *)0x0C,0)</code> | 0x00CC | <code>(*((short *)(0x0C)))</code> | 0xDDCC | <code>(*((long *)(0x0C)))</code> | 0xFFEEDDCC |
| | | | <code>__byte((int *)0x0D,0)</code> | 0x00DD | <code>(*((short *)(0x0D)))</code> | 0xDDCC | <code>(*((long *)(0x0D)))</code> | 0xFFEEDDCC |
| | | | <code>__byte((int *)0x0E,0)</code> | 0x00EE | <code>(*((short *)(0x0E)))</code> | 0xFFEE | <code>(*((long *)(0x0E)))</code> | 0xFFEEDDCC |
| | | | <code>__byte((int *)0x0F,0)</code> | 0x00FF | <code>(*((short *)(0x0F)))</code> | 0xFFEE | <code>(*((long *)(0x0F)))</code> | 0xFFEEDDCC |

Table 17-2. CAN Register Access from Code Composer Studio™ IDE

| CCS 8-Bit | | CCS 16-Bit | | CCS 32-Bit | |
|-----------|----------------|------------|----------------|------------|----------------|
| Address | Displayed Data | Address | Displayed Data | Address | Displayed Data |
| 0x00 | 0x00 | 0x00 | 0x1100 | 0x00 | 0x11001100 |
| 0x01 | 0x00 | 0x01 | 0x1100 | 0x02 | 0x33223322 |
| 0x02 | 0x22 | 0x02 | 0x3322 | 0x04 | 0x55445544 |
| 0x03 | 0x22 | 0x03 | 0x3322 | 0x06 | 0x77667766 |
| 0x04 | 0x44 | 0x04 | 0x5544 | 0x08 | 0x99889988 |
| 0x05 | 0x44 | 0x05 | 0x5544 | 0x0A | 0xBBAAABBAA |
| 0x06 | 0x66 | 0x06 | 0x7766 | 0x0C | 0xDDCCDDCC |
| 0x07 | 0x66 | 0x07 | 0x7766 | 0x0E | 0xFFFFEFFEE |
| 0x08 | 0x88 | 0x08 | 0x9988 | | |
| 0x09 | 0x88 | 0x09 | 0x9988 | | |
| 0x0A | 0xAA | 0x0A | 0xBBAA | | |
| 0x0B | 0xAA | 0x0B | 0xBBAA | | |
| 0x0C | 0xCC | 0x0C | 0xDDCC | | |
| 0x0D | 0xCC | 0x0D | 0xDDCC | | |
| 0x0E | 0xEE | 0x0E | 0xFFEE | | |
| 0x0F | 0xEE | 0x0F | 0xFFEE | | |

17.3 Operating Modes

17.3.1 Initialization

The initialization mode is entered either by software (by setting the **Init** bit in the CAN_CTL register), by hardware reset, or by going bus-off. While the Init bit is set, the message transfer from and to the CAN bus is stopped, and the status of the CAN_TX output is recessive (high). The CAN error counters are not updated. Setting the Init bit does not change any other configuration register.

To initialize the CAN controller, the CPU has to configure the CAN bit timing and those message objects that are used for CAN communication. Message objects that are not needed, can be deactivated with the MsgVal bits cleared.

The access to the Bit Timing Register for the configuration of the bit timing is enabled when both **Init** and CCE bits in the CAN Control register are set.

Clearing the Init bit finishes the software initialization. Afterwards, the bit stream processor (BSP) synchronizes to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (= Bus Idle) before the BSP can take part in bus activities and start the message transfer. For more details, see [Section 17.11](#).

The initialization of the message objects is independent of the Init bit; however, all message objects must be configured with particular identifiers or set to "not-valid" before the message transfer is started.

It is possible to change the configuration of message objects during normal operation by the CPU. After setup and subsequent transfer of message object from interface registers to message RAM, the acceptance filtering is applied to it when the modified message object number is same or smaller than the previously found message object. This makes sure of data consistency even when changing message objects; for example, while there is a pending CAN frame reception.

17.3.2 CAN Message Transfer (Normal Operation)

Once the CAN is initialized and the Init bit is reset to zero, the CAN Core synchronizes to the CAN bus and is ready for communication.

Received messages are stored into the appropriate message objects, if the messages pass acceptance filtering. The whole message (MSGID, DLC, and up to 8 data bytes) is stored into the message object. As a consequence, for example, if the identifier mask is used, the MSGID bits that are masked to "don't care" can change in the message object when a received message is stored.

The CPU can read or write each message at any time using the interface registers, as the message handler provides data consistency in case of concurrent accesses.

Messages to be transmitted can be updated by the CPU. If a permanent message object (MSGID, control bits set up during configuration, and setup for multiple CAN transfers) exists for the message, it is possible to only update the data bytes. If several transmit messages must be assigned to one message object, the whole message object has to be configured before the transmission of this message is requested.

The transmission of multiple message objects can be requested at the same time. The message objects are subsequently transmitted, according to the internal priority. Messages can be updated or set to "not valid" at any time, even if a requested transmission is still pending. However, the data bytes are discarded if a message is updated before a pending transmission has started.

Depending on the configuration of the message object, a transmission can be automatically requested by the reception of a remote frame with a matching identifier.

17.3.2.1 Disabled Automatic Retransmission

According to the CAN Specification (see ISO11898, 6.3.3 Recovery Management), the CAN provides a mechanism to automatically retransmit frames that have lost arbitration or have been disturbed by errors during transmission. The frame transmission service is not confirmed to the user before the transmission is successfully completed.

By default, this automatic retransmission is enabled and can be disabled by setting the DAR bit in the CAN control register. Further details to this mode are provided in [Section 17.10.3](#).

17.3.2.2 Auto-Bus-On

After the CAN has entered the bus-off state, the CPU can start a bus-off-recovery sequence by resetting the *Init* bit. If this is not done, the module stays in the bus-off state.

The CAN provides an automatic auto-bus-on feature that is enabled by the ABO bit. If set, the CAN automatically starts the bus-off-recovery sequence. The sequence can be delayed by a user-defined number of clock cycles.

Note

If the CAN module goes Bus-Off due to multiple CAN bus errors, the CAN module stops all bus activities and automatically sets the Init bit. Once the Init bit is cleared by the application (or due to the auto-bus-on feature), the device waits for 129 occurrences of Bus Idle (equal to $129 * 11$ consecutive recessive bits) before resuming normal operation. The Bus-Off recovery sequence cannot be shortened by setting or resetting the Init bit. At the end of the bus-off recovery sequence, the error counters reset. After the Init bit is reset, each time when a sequence of 11 recessive bits is monitored, a Bit0 Error code is written to the Error and Status Register. This enables the CPU to check whether the CAN bus is stuck at dominant or continuously disturbed, and to monitor the proceeding of the Bus-Off recovery sequence.

17.3.3 Test Modes

The CAN module provides several test modes that are mainly intended for self-test purposes. [Figure 17-3](#) aids in understanding the various test modes. [Figure 17-3](#) must be viewed as representative of the module behavior, and not as a gate-accurate implementation of the module. [Figure 17-3](#) does not include the GPIO muxing or the I/O buffers.

For all test modes, the Test bit in the CAN control register needs to be set to 1 to enable write access to the CAN_TEST register.




Figure 17-3. CAN_MUX

17.3.3.1 Silent Mode

The silent mode can be used to analyze the traffic on the CAN bus without affecting the CAN by sending dominant bits (for example, acknowledge bit, overload flag, active error flag). The CAN is still able to receive valid data frames and valid remote frames, but the CAN does not send any dominant bits. However, the received frames are internally routed to the CAN Core.

Figure 17-4 shows the connection of signals CAN_TX and CAN_RX to the CAN core in silent mode. Silent mode can be activated by setting the Silent bit in test register (CAN_TEST), to 1. In ISO 11898-1, the silent mode is called the bus monitoring mode.




Figure 17-4. CAN Core in Silent Mode

17.3.3.2 Loopback Mode

The loopback mode is mainly intended for hardware self-test functions. In this mode, the CAN core uses internal feedback from Tx output to Rx input. Transmitted messages are treated as received messages, and can be stored into message objects if the messages pass acceptance filtering. The actual value of the CAN_RX input pin is disregarded by the CAN core. Transmitted messages still can be monitored at the CAN_TX pin.

To be independent from external stimulation, the CAN core ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in loopback mode.

[Figure 17-5](#) shows the connection of signals CAN_TX and CAN_RX to the CAN core in loopback mode. Loopback mode can be activated by setting the LBack bit in the CAN_TEST register to 1.

Note

In loopback mode, the signal path from the CAN core to the Tx pin, and the signal path from the Tx pin back to the CAN core are disregarded. For including these into the testing, see [Section 17.3.3.3](#).




Figure 17-5. CAN Core in Loopback Mode

17.3.3.3 External Loopback Mode

The external loopback mode is similar to the loopback mode; however, the external loopback mode includes the signal path from the CAN core to the Tx pin, and the signal path from the Tx pin back to the CAN core. When the external loopback mode is selected, the CAN core is connected to the input buffer of the Tx pin. With this configuration, the Tx pin IO circuit can be tested. External loopback mode can be activated by setting the ExL bit in Test Register to 1.

Figure 17-6 shows the connection of signals CAN_TX and CAN_RX to the CAN Core in external loopback mode.

Note

When loopback mode is active (LBack bit set), the ExL bit is ignored.




Figure 17-6. CAN Core in External Loopback Mode

17.3.3.4 Loopback Combined with Silent Mode

It is also possible to combine loopback mode and silent mode by setting bits LBack and Silent at the same time. The CAN hardware can be tested without affecting the CAN network. In this mode, the CAN_RX pin is disconnected from the CAN core and no dominant bits are sent on the CAN_TX pin.

Figure 17-7 shows the connection of the signals CAN_TX and CAN_RX to the CAN Core in case of the combination of loopback mode with silent mode.




Figure 17-7. CAN Core in Loopback Combined with Silent Mode

17.4 Multiple Clock Source

The CAN bit timing clock is normally derived from the system clock (SYSCLK). If desired, the bit clock can be derived directly from the external clock source (XTAL).

The *System Control and Interrupts* chapter and the device data sheet provide more information on how to configure the relevant clock source registers in the system module.

Note

The CAN core has to be programmed to at least 8 clock cycles per bit time. To achieve a transfer rate of 1Mbps an oscillator frequency of 8MHz or higher has to be used.

17.5 Interrupt Functionality

Interrupts can be generated on two interrupt lines: CAN0INT and CAN1INT. These lines can be enabled by setting the IE0 and IE1 bits, respectively, in the CAN Control register.

The CAN provides three groups of interrupt sources: message object interrupts, status change interrupts, and error interrupts. The source of an interrupt can be determined by the interrupt identifiers Int0ID and Int1ID in the Interrupt register. When no interrupt is pending, the register holds the value zero. Each interrupt line remains active until the dedicated field in the Interrupt register (Int0ID or Int1ID) again reaches zero (this means the cause of the interrupt is reset), or until IE0 and IE1 are reset. The value 0x8000 in the Int0ID field indicates that an interrupt is pending because the CAN core has updated (not necessarily changed) the Error and Status Register (Error Interrupt or Status Interrupt). This interrupt has the highest priority. The CPU can update (reset) the status bits RxOk, TxOk, and LEC by reading the Error and Status Register, but a write access of the CPU never generates or resets an interrupt.

Values between 1 and the number of the last message object indicates that the source of the interrupt is one of the message objects. INT0ID and INT1ID point to the pending message interrupt with the highest priority. The Message Object 1 has the highest priority, the last message object has the lowest priority.

An interrupt service routine that reads the message from the interrupt source can also read the message and reset the message object's IntPnd at the same time (ClrIntPnd bit in the IF1 or IF2 Command register). When IntPnd is cleared, the Interrupt register points to the next message object with a pending interrupt.

The CAN module features a module-level interrupt enable and acknowledge mechanism. To enable the CAN0 and CAN1 interrupts, you must set the appropriate bits in the CAN_GLB_INT_EN register. When handling an interrupt, the individual message or status change flag must be cleared prior to acknowledging the interrupt using CAN_GLB_INT_CLR and PIEACK.

17.5.1 Message Object Interrupts

Message object interrupts are generated by events from the message objects. They are controlled by the flags IntPND, TxE and RxE which are described in [Section 17.13.1](#). Message object interrupts can be routed to the CAN0INT or CAN1INT line, which is controlled by the Interrupt Multiplexer register.

Note that writing to the IntPnd bit in the CAN_IFnMCTL registers can force an interrupt.

17.5.2 Status Change Interrupts

The events RxOk, TxOk, and LEC in the Error and Status register belong to the status change interrupts. The status change interrupt group can be enabled by the SIE bit in the CAN Control Register. If SIE is set, a status change interrupt is generated at each CAN frame, independent of bus errors or valid CAN communication, and also independent of the Message RAM configuration. Status Change interrupts can only be routed to interrupt line CAN0INT which has to be enabled by setting IE0 in the CAN_CTL Register.

17.5.3 Error Interrupts

The events PER, BOff and EWarn, belong to the error interrupts. The error interrupt group can be enabled by setting bit EIE. Also, error interrupts can only be routed to interrupt line CAN0INT, which has to be enabled by setting IE0 in the CAN_CTL register.

17.5.4 Peripheral Interrupt Expansion (PIE) Module Nomenclature for DCAN Interrupts

[Table 17-3](#) shows the Peripheral Interrupt Expansion (PIE) module nomenclature for the interrupts.

Table 17-3. PIE Module Nomenclature for Interrupts

| Interrupt | CANA | CANB |
|-----------|--------|--------|
| CANINT0 | CANA_0 | CANB_0 |
| CANINT1 | CANA_1 | CANB_1 |

17.5.5 Interrupt Topologies

Interrupt topologies for CAN are illustrated in Figure 17-8 and Figure 17-9. Mailbox interrupts for transmit and receive operations can be routed to both CANINT0 and CANINT1. However, error and status interrupts can only be routed to CANINT0.




Figure 17-8. CAN Interrupt Topology 1




Figure 17-9. CAN Interrupt Topology 2

17.6 Parity Check Mechanism

The CAN provides a parity check mechanism to make sure data integrity of the message RAM data. For each word (32 bits) in Message RAM, one parity bit is calculated.

Parity information is stored in the Message RAM on write accesses and is checked against the stored parity bit from Message RAM on read accesses.

The parity check functionality can be enabled or disabled by the PMD bit field in the CAN control register. In case of a disabled parity check, the parity bits in message RAM are left unchanged on write access to the data area and no check is done on read access.

If parity checking is enabled, parity bits are automatically generated and checked by the CAN. A parity bit is set if the modulo-2-sum of the data bits is 1. This means that if the parity bit is set, then there are an odd number of 1 bits in the data.

17.6.1 Behavior on Parity Error

On any read access to Message RAM, for example, during the start of a CAN frame transmission, the parity of the message object is checked. If a parity error is detected, the PER bit in the Error and Status register is set. If error interrupts are enabled, an interrupt can also be generated. To avoid the transmission of invalid data over the CAN bus, the MsgVal bit of the message object is reset.

The message object data can be read by the CPU, independently of parity errors. Thus, the application has to make sure that the read data is valid, for example, by immediately checking the Parity Error Code register on parity error interrupt.

17.7 Debug Mode

The module supports the usage of an external debug unit by providing functions like pausing CAN activities and making message RAM content accessible from the debugger. Debug mode is entered automatically when an external debugger is connected and the core is halted.

Before entering Debug mode, the circuit waits until a transmission is started, a reception is finished, or the Bus idle state is recognized. If the IDS bit is set, the debugger immediately interrupts the current transmission or reception. Afterwards, the CAN enters Debug mode, indicated by the InitDbg flag, in the CAN Control register. During debug mode, all CAN registers can be accessed. Reading reserved bits returns a 0; writing to reserved bits has no effect. Also, the message RAM is memory-mapped, so this allows the external debug unit to read the message RAM. For the memory organization (see [Section 17.13.3](#)).

Note

During debug mode, the Message RAM cannot be accessed using the IFx register sets.

Writing to control registers in Debug mode can influence the CAN state machine and further message handling.

For debug support, the auto clear functionality of the following CAN registers is disabled:

- Error and Status register (clear of status flags by read)
- IF1/IF2 Command registers

17.8 Module Initialization

After hardware reset, the Init bit in the CAN Control register is set and all CAN protocol functions are disabled. The configuration of the bit timing and of the message objects must be completed before the CAN protocol functions are enabled.

For the configuration of the message objects, see [Section 17.9](#).

For the configuration of the Bit Timing, see [Section 17.11.2](#).

The bits MsgVal, NewDat, IntPnd, and TxRqst of the message objects are reset to 0 by a hardware reset. The configuration of a message object is done by programming Mask, Arbitration, Control and Data bits of one of the IF1/IF2 Interface register sets to the desired values. By writing the message object number to bits [7:0] of the corresponding IF1/IF2 Command register, the IF1/IF2 Interface Register content is loaded into the addressed message object in the Message RAM.

The configuration of the bit timing requires that the CCE bit in the CAN Control register is set additionally to Init. This is not required for the configuration of the message objects.

When the Init bit in the CAN Control register is cleared, the CAN Protocol Controller state machine of the CAN Core and the message handler State Machine start to control the CAN's internal data flow. Received messages which pass the acceptance filtering are stored into the Message RAM; messages with pending transmission request are loaded into the CAN Core's Shift register and are transmitted using the CAN bus.

The CPU can enable the interrupt lines (setting IE0 and IE1 to 1) at the same time when the CPU clears Init and CCE. The status interrupts EIE and SIE can be enabled simultaneously.

The CAN communication can be controlled interrupt-driven or in polling mode. The Interrupt Register points to those message objects with IntPnd = 1. The register is updated even if the interrupt lines to the CPU are disabled (IE0 and IE1 are 0).

The CPU can poll all MessageObject's NewDat and TxRqst bits in parallel from the NewData registers and the Transmission Request registers. Polling can be made easier if all Transmit Objects are grouped at the low numbers; all Receive Objects are grouped at the high numbers.

17.9 Configuration of Message Objects

The entire Message RAM must be configured before the end of the initialization; however, it is also possible to change the configuration of message objects during CAN communication.

17.9.1 Configuration of a Transmit Object for Data Frames

Figure 17-10 shows how a transmit object can be initialized.

Figure 17-10. Initialization of a Transmit Object

| MsgVal | Arb | Data | Mask | EoB | Dir | NewDat | MsgLst | RxIE | TxIE | IntPnd | RmtEn | TxRqst |
|--------|-------|-------|-------|-----|-----|--------|--------|------|-------|--------|-------|--------|
| 1 | appl. | appl. | appl. | 1 | 1 | 0 | 0 | 0 | appl. | 0 | appl. | 0 |

- The arbitration bits (ID[28:0] and Xtd bit) are given by the application. The arbitration bits define the identifier and type of the outgoing message. If an 11-bit Identifier (standard frame) is used (Xtd = 0), the Identifier is programmed to ID[28:18]. In this case, ID[17:0] can be ignored.
- The data registers (DLC[3:0] and Data0-7) are given by the application. TxRqst and RmtEn must not be set before the data is valid.
- If the TxIE bit is set, the IntPnd bit is set after a successful transmission of the message object.
- If the RmtEn bit is set, a matching received remote frame causes the TxRqst bit to be set; the remote frame is autonomously answered by a data frame.
- The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) can be used (UMask = 1) to allow groups of remote frames with similar identifiers to set the TxRqst bit. The Dir bit must not be masked. For details, see [Section 17.10.8](#). Identifier masking must be disabled (UMask = 0) if no remote frames are allowed to set the TxRqst bit (RmtEn = 0).

17.9.2 Configuration of a Transmit Object for Remote Frames

It is not necessary to configure transmit objects for the transmission of remote frames. Setting TxRqst for a receive object causes the transmission of a remote frame with the same identifier as the data frame for which this receive object is configured.

17.9.3 Configuration of a Single Receive Object for Data Frames

Figure 17-11 shows how a receive object for data frames can be initialized.

Figure 17-11. Initialization of a Single Receive Object for Data Frames

| MsgVal | Arb | Data | Mask | EoB | Dir | NewDat | MsgLst | RxIE | TxIE | IntPnd | RmtEn | TxRqst |
|--------|-------|-------|-------|-----|-----|--------|--------|-------|------|--------|-------|--------|
| 1 | appl. | appl. | appl. | 1 | 0 | 0 | 0 | appl. | 0 | 0 | 0 | 0 |

- The arbitration bits (ID[28:0] and Xtd bit) are given by the application. The arbitration bits define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used (Xtd = 0), the Identifier is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a data frame with an 11-bit Identifier is received, ID[17:0] is set to 0.
- When the message handler stores a data frame in the message object, the message handler stores the received data length code and the corresponding number of data bytes. If the data length code is less than 8, the remaining bytes of the message object can be overwritten by non-specified values.
- The mask bits (Msk[28:0], UMask, MXtd, and MDir bits) can be used (UMask = 1) to allow groups of data frames with similar identifiers to be accepted. The Dir bit must not be masked in typical applications. If some bits of the Mask bits are set to "don't care", the corresponding bits of the Arbitration Register are overwritten by the bits of the stored data frame.
- If the RxIE bit is set, the IntPnd bit is set when a received data frame is accepted and stored in the message object.
- If the TxRqst bit is set, the transmission of a remote frame with the same identifier as stored in the Arbitration bits is triggered. The content of the Arbitration bits can change if the Mask bits are used (UMask = 1) for acceptance filtering.

17.9.4 Configuration of a Single Receive Object for Remote Frames

Figure 17-12 shows how a receive object for remote frames can be initialized.

Figure 17-12. Initialization of a Single Receive Object for Remote Frames

| MsgVal | Arb | Data | Mask | EoB | Dir | NewDat | MsgLst | RxE | TxIE | IntPnd | RmtEn | TxRqst |
|--------|-------|-------|-------|-----|-----|--------|--------|-------|------|--------|-------|--------|
| 1 | appl. | appl. | appl. | 1 | 1 | 0 | 0 | appl. | 0 | 0 | 0 | 0 |

- Receive objects for remote frames can be used to monitor remote frames on the CAN bus. The remote frame stored in the receive object does not trigger the transmission of a data frame. Receive objects for remote frames can be expanded to a FIFO buffer, see [Section 17.9.5](#).
- UMask must be set to 1. The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) can be set to "must-match" or to "don't care", to allow groups of remote frames with similar identifiers to be accepted. The Dir bit must not be masked in typical applications. For details, see [Section 17.10.8](#).
- The arbitration bits (ID[28:0] and Xtd bit) can be given by the application. The arbitration bits define the identifier and type of accepted received remote frames. If some bits of the Mask bits are set to "don't care", the corresponding bits of the arbitration bits are overwritten by the bits of the stored remote frame. If an 11-bit Identifier (standard frame) is used (Xtd = 0), the Identifier is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a remote frame with an 11-bit Identifier is received, ID[17:0] is set to 0.
- The data length code (DLC[3:0]) can be given by the application. When the message handler stores a remote frame in the message object, the message handler stores the received data length code. The data bytes of the message object remain unchanged.
- If the RxE bit is set, the IntPnd bit is set when a received remote frame is accepted and stored in the message object.

17.9.5 Configuration of a FIFO Buffer

With the exception of the EoB bit, the configuration of receive objects belonging to a FIFO buffer is the same as the configuration of a single receive object.

To concatenate multiple message objects to form a FIFO, the identifiers and masks (if used) of these message objects are programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest number is the first message object of the FIFO buffer. The EoB bit of all message objects of a FIFO buffer except the last one must be programmed to 0. The EoB bit of the last message object of a FIFO buffer is set to 1, configuring the last message object as the end of the block.

17.10 Message Handling

When initialization is finished, the CAN module synchronizes to the traffic on the CAN bus. The CAN module does acceptance filtering on received messages and stores those frames that are accepted into the designated message objects. The application must update the data of the messages to be transmitted and to enable and request the transmission. The transmission is requested automatically when a matching remote frame is received.

The application can read messages that are received and accepted. Messages that are not read before the next messages are accepted for the same message object are overwritten. Messages can be read interrupt-driven or after polling of NewDat.

17.10.1 Message Handler Overview

The message handler state machine controls the data transfer between the Rx/Tx Shift Register of the CAN Core and the Message RAM. The message handler state machine performs the following tasks:

- Data transfer from Message RAM to CAN Core (messages to be transmitted).
- Data transfer from CAN Core to the Message RAM (received messages).
- Data transfer from CAN Core to the Acceptance Filtering unit.
- Scanning of Message RAM for a matching message object (acceptance filtering).
- Scanning the same message object after being changed by IF1/IF2 registers when priority is same or higher as message the object found by last scanning.
- Handling of TxRqst flags.
- Handling of interrupt flags.

The message handler registers contains status flags of all message objects grouped into the following topics:

- Transmission request flags
- New data flags
- Interrupt pending flags
- Message valid registers

Instead of collecting above listed status information of each message object using IFx registers separately, these message handler registers provide a fast and easy way to get an overview, for example, about all pending transmission requests.

All message handler registers are read-only.

17.10.2 Receive/Transmit Priority

The receive/transmit priority for the message objects is attached to the message number, not to the CAN identifier. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the requests are serviced according to the priority of the corresponding message object, so for example, messages with the highest priority can be placed in the message objects with the lowest numbers.

The acceptance filtering for received data frames or remote frames is also done in ascending order of message objects, so a frame that has been accepted by a message object cannot be accepted by another message object with a higher message number. The last message object can be configured to accept any data frame or remote frame that was not accepted by any other message object, for nodes that need to log the complete message traffic on the CAN bus.

17.10.3 Transmission of Messages in Event Driven CAN Communication

If the shift register of the CAN Core is ready for loading and if there is no data transfer between the IFx registers and Message RAM, the MsgVal bits in the Message Valid register and the TxRqst bits in the transmission request register are evaluated. The valid message object with the highest priority pending transmission request is loaded into the shift register by the message handler and the transmission is started. The message object's NewDat bit is reset.

After a successful transmission and if no new data was written to the message object (NewDat = 0) since the start of the transmission, the TxRqst bit is reset. If TxIE is set, IntPnd is set after a successful transmission. If the CAN has lost the arbitration or if an error occurred during the transmission, the message is retransmitted as soon as the CAN bus is free again. If meanwhile the transmission of a message with higher priority has been requested, the messages are transmitted in the order of the priority.

If automatic retransmission mode is disabled by setting the DAR bit in the CAN control register, the behavior of bits TxRqst and NewDat in the Message Control register of the Interface register set is as follows:

- When a transmission starts, the TxRqst bit of the respective Interface register set is reset, while bit NewDat remains set.
- When the transmission has been successfully completed, the NewDat bit is reset.

When a transmission failed (lost arbitration or error) bit NewDat remains set. To restart the transmission, the application has to set TxRqst again.

Received remote frames do not require a receive object for storage. The remote frames automatically trigger the transmission of a data frame, if the *RmtEn* bit is set in the matching Transmit Object.

17.10.4 Updating a Transmit Object

The CPU can update the data bytes of a transmit object any time using the IF1 and IF2 interface registers; neither MsgVal nor TxRqst need to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes in the corresponding IF1/IF2 Data A register or IF1/IF2 Data B register must be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the IF1/IF2 Data register or the message object is transferred to the IF1/IF2 Data Register before the CPU writes the new data bytes.

When only the data bytes are updated, first 0x87 can be written to bits [23:16] of the Command register and then the number of the message object is written to bits [7:0] of the Command register, concurrently updating the data bytes and setting TxRqst with NewDat.

To prevent the reset of TxRqst at the end of a transmission that can already be in progress while the data is updated, NewDat has to be set together with TxRqst in event driven CAN communication. For details see [Section 17.10.3](#).

When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

17.10.5 Changing a Transmit Object

If the number of implemented message objects is not sufficient to be used as permanent message objects only, the transmit objects can be managed dynamically. The CPU can write the whole message (arbitration, control, and data) into the Interface register. The bits [23:16] of the Command register can be set to 0xB7 for the transfer of the whole message object content into the message object. Neither MsgVal nor TxRqst need to be reset before this operation.

If a previously requested transmission of this message object is not completed but already in progress, the transmission is continued; however, the transmission is not repeated if the transmission is disturbed.

To update only the data bytes of a message being transmitted, set bits [23:16] of the Command register to 0x87.

Note

After the update of the transmit object, the interface register set contains a copy of the actual contents of the object, including the part that had not been updated.

17.10.6 Acceptance Filtering of Received Messages

When the arbitration and control bits (Identifier + IDE + RTR + DLC) of an incoming message is completely shifted into the shift register of the CAN Core, the message handler starts to scan the message RAM for a matching valid message object:

- The acceptance filtering unit is loaded with the arbitration bits from the CAN Core shift register.
- Then the arbitration and mask bits (including MsgVal, UMask, NewDat, and EoB) of Message Object 1 are loaded into the Acceptance Filtering unit and are compared with the arbitration bits from the shift register. This is repeated for all following message objects until a matching message object is found, or until the end of the Message RAM is reached.
- If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of the frame (data frame or remote frame) received.

17.10.7 Reception of Data Frames

The message handler stores the message from the CAN Core shift register into the respective message object in the Message RAM. Not only the data bytes, but all arbitration bits and the data length code are stored into the corresponding message object. This makes sure that the data bytes stay associated to the identifier even if arbitration mask registers are used.

The NewDat bit is set to indicate that new data (not yet seen by the CPU) has been received. The CPU must reset the NewDat bit when the CPU reads the message object. If at the time of the reception the NewDat bit was already set, MsgLst is set to indicate that the previous data (not seen by the CPU) is lost. If the RxIE bit is set, the IntPnd bit is set, causing the Interrupt Register to point to this message object.

The TxRqst bit of this message object is reset to prevent the transmission of a remote frame, while the requested data frame has just been received.

17.10.8 Reception of Remote Frames

When a remote frame is received, three different configurations of the matching message object are considered:

1. Dir = 1 (direction = transmit), RmtEn = 1, UMask = 1 or 0
The TxRqst bit of this message object is set at the reception of a matching remote frame. The rest of the message object remains unchanged.
2. Dir = 1 (direction = transmit), RmtEn = 0, UMask = 0
The remote frame is ignored, this message object remains unchanged.
3. Dir = 1 (direction = transmit), RmtEn = 0, UMask = 1
The remote frame is treated similar to a received data frame. At the reception of a matching remote frame, the TxRqst bit of this message object is reset. The arbitration and control bits (Identifier + IDE + RTR + DLC) from the shift register are stored in the message object in the Message RAM and the NewDat bit of this message object is set. The data bytes of the message object remain unchanged

17.10.9 Reading Received Messages

The CPU can read a received message any time using the IFx interface registers, the data consistency is provided by the message handler state machine.

Typically the CPU writes 0x7F to bits [23:16] and then the number of the message object to bits [7:0] of the Command Register. That combination transfers the whole received message from the Message RAM into the Interface Register set. Additionally, the bits NewDat and IntPnd are cleared in the Message RAM (not in the Interface Register set). The values of these bits in the Message Control Register always reflect the status before resetting the bits.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the different matching messages has been received.

The actual value of NewDat shows whether a new message has been received since the last time when this message object was read. The actual value of MsgLst shows whether more than one message have been received since the last time when this message object was read. MsgLst is not automatically reset.

17.10.10 Requesting New Data for a Receive Object

By means of a remote frame, the CPU can request another CAN node to provide new data for a receive object. Setting the TxRqst bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame can be transmitted, the TxRqst bit is automatically reset.

Setting the TxRqst bit without changing the contents of a message object requires the value 0x84 in bits [23:16] of the Command Register.

17.10.11 Storing Received Messages in FIFO Buffers

Several message objects can be grouped to form one or more FIFO Buffers. Each FIFO Buffer configured to store received messages with a particular (group of) Identifiers. Arbitration and Mask registers of the FIFO Buffer's message objects are identical. The EoB (End of Buffer) bits of all but the last of the FIFO Buffer's message objects are 0, in the last bit the EoB bit is 1.

Received messages with identifiers matching to a FIFO Buffer are stored into a message object of this FIFO Buffer, starting with the message object with the lowest message number.

When a message is stored into a message object of a FIFO Buffer the NewDat bit of this message object is set. By setting NewDat while EoB is 0, the message object is locked for further write accesses by the message handler until the CPU has cleared the NewDat bit.

Messages are stored into a FIFO Buffer until the last message object of this FIFO Buffer is reached. If none of the preceding message objects is released by writing NewDat to 0, all further messages for this FIFO Buffer are written into the last message object of the FIFO Buffer (EoB = 1) and therefore overwrite previous messages in this message object.

17.10.12 Reading from a FIFO Buffer

Several messages can be accumulated in a set of message objects that are concatenated to form a FIFO buffer before the application program is required (to avoid the loss of data) to empty the buffer. A FIFO buffer of length N stores N-1 plus the last received message since the last time the FIFO buffer was cleared. A FIFO buffer is cleared by reading and resetting the NewDat bits of all the message objects, starting at the FIFO object with the lowest message number. This can be done in a subroutine following the example shown in [Figure 17-13](#).

Note

All message objects of a FIFO buffer needs to be read and cleared before the next batch of messages can be stored. Otherwise, true FIFO functionality cannot be maintained, since the message objects of a partly read buffer are refilled according to the normal (descending) priority.

Reading from a FIFO Buffer message object and resetting the NewDat bit is handled the same way as reading from a single message object.




Figure 17-13. CPU Handling of a FIFO Buffer (Interrupt Driven)

17.11 CAN Bit Timing

The CAN supports bit rates up to 1000kBit/s.

Each CAN node has a clock generator, typically derived from a crystal oscillator. The bit timing parameters can be configured individually for each CAN node, creating a common Bit rate even though the CAN nodes' oscillator periods (F_{osc}) can be different.

The frequencies of these oscillators are not absolutely stable. Small variations are caused by changes in temperature or voltage and by deteriorating components. As long as the variations remain inside a specific oscillator tolerance range (df), the CAN nodes are able to compensate for the different bit rates by resynchronizing to the bit stream.

In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point can cause one of the transmitters to become error passive.

The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly.

17.11.1 Bit Time and Bit Rate

According to the CAN specification, the Bit time is divided into four segments (see [Figure 17-14](#)):

- Synchronization Segment (Sync_Seg)
- Propagation Time Segment (Prop_Seg)
- Phase Buffer Segment 1 (Phase_Seg1)
- Phase Buffer Segment 2 (Phase_Seg2)




Figure 17-14. Bit Timing

Each segment consists of a specific number of time quanta. The length of one time quantum (t_q), which is the basic time unit of the bit time, is given by the CAN_CLK and the Baud Rate Prescalers (BRPE and BRP). With these two Baud Rate Prescalers combined, divider values from 1 to 1024 can be programmed:

$$t_q = \text{Baud Rate Prescaler/CAN_CLK}$$

Apart from the fixed length of the synchronization segment, these numbers are programmable. [Table 17-4](#) describes the minimum programmable ranges required by the CAN protocol.

A given bit rate can be met by different bit time configurations.

Table 17-4. Programmable Ranges Required by CAN Protocol

| Parameter | Range | Remark |
|----------------------------------|-----------------|---|
| Sync_Seg | $1 t_q$ (fixed) | Synchronization of bus input to CAN_CLK |
| Prop_Seg | [1 ... 8] t_q | Compensates for the physical delay times |
| Phase_Seg1 | [1 ... 8] t_q | Can be lengthened temporarily by synchronization |
| Phase_Seg2 | [1 ... 8] t_q | Can be shortened temporarily by synchronization |
| Synchronization Jump Width (SJW) | [1 ... 4] t_q | Cannot be longer than either phase buffer segment |

Note

For proper functionality of the CAN network, the physical delay times and the oscillator's tolerance range must be considered.


17.11.1.1 Synchronization Segment

The Synchronization Segment (Sync_Seg) is the part of the bit time where edges of the CAN bus level are expected to occur. If an edge occurs outside of Sync_Seg, the distance to the Sync_Seg is called the phase error of this edge.

17.11.1.2 Propagation Time Segment

This part of the bit time is used to compensate physical delay times within the CAN network. These delay times consist of the signal propagation time on the bus and the internal delay time of the CAN nodes.

Any CAN node synchronized to the bit stream on the CAN bus can be out of phase with the transmitter of the bit stream, caused by the signal propagation time between the two nodes. The CAN protocol's nondestructive bitwise arbitration and the dominant acknowledge bit provided by receivers of CAN messages require that a CAN node transmitting a bit stream must also be able to receive dominant bits transmitted by other CAN nodes that are synchronized to that bit stream. The example in [Figure 17-15](#) shows the phase shift and propagation times between two CAN nodes.

**Figure 17-15. Propagation Time Segment**

In this example, both nodes A and B are transmitters performing an arbitration for the CAN bus. Node A has sent a Start of Frame bit less than one bit time earlier than node B, therefore node B has synchronized to the received edge from recessive to dominant. Since node B has received this edge delay (A_to_B) after the bit has been transmitted, node B's bit timing segments are shifted with regard to node A. Node B sends an identifier with higher priority, so node B wins the arbitration at a specific identifier bit when node B transmits a dominant bit while node A transmits a recessive bit. The dominant bit transmitted by node B arrives at node A after the delay (B_to_A).

Due to oscillator tolerances, the actual position of node A's Sample Point can be anywhere inside the nominal range of node A's Phase Buffer Segments, so the bit transmitted by node B must arrive at node A before the start of Phase_Seg1. This condition defines the length of Prop_Seg.

If the edge from recessive to dominant transmitted by node B arrives at node A after the start of Phase_Seg1, node A can potentially sample a recessive bit instead of a dominant bit, resulting in a bit error and the destruction of the current frame by an error flag.

This error only occurs when two nodes arbitrate for the CAN bus, which have oscillators of opposite ends of the tolerance range and are separated by a long bus line; this is an example of a minor error in the bit timing configuration (Prop_Seg too short) that causes sporadic bus errors.

Some CAN implementations provide an optional 3-Sample Mode. The CAN module on this device does not. In this mode, the CAN bus input signal passes a digital low-pass filter, using three samples and a majority logic to determine the valid bit value. This results in an additional input delay of $1 t_q$, requiring a longer Prop_Seg.

17.11.1.3 Phase Buffer Segments and Synchronization

The phase buffer segments (Phase_Seg1 and Phase_Seg2) and the synchronization jump width (SJW) are used to compensate for the oscillator tolerance.

The phase buffer segments surround the sample point. The phase buffer segments can be lengthened or shortened by synchronization.

The synchronization jump width (SJW) defines how far the resynchronizing mechanism can move the sample point inside the limits defined by the phase buffer segments to compensate for edge phase errors.

Synchronizations occur on edges from recessive to dominant. The purpose is to control the distance between edges and sample points.

Edges are detected by sampling the actual bus level in each time quantum and comparing the sample with the bus level at the previous sample point. A synchronization can be done only if a recessive bit was sampled at the previous sample point and if the actual time quantum's bus level is dominant.

An edge is synchronous if the edge occurs inside of Sync_Seg; otherwise, the distance to the Sync_Seg is the edge phase error, measured in time quanta. If the edge occurs before Sync_Seg, the phase error is negative; else, the phase error is positive.

Two types of synchronization exist: hard synchronization and resynchronization. A hard synchronization is done once at the start of a frame; inside a frame, only resynchronization is possible.

- **Hard Synchronization:** After a hard synchronization, the bit time is restarted with the end of Sync_Seg, regardless of the edge phase error. Thus hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time.
- **Bit Resynchronization:** Resynchronization leads to a shortening or lengthening of the bit time such that the position of the sample point is shifted with regard to the edge.

When the phase error of the edge that causes resynchronization is positive, Phase_Seg1 is lengthened. If the magnitude of the phase error is less than SJW, Phase_Seg1 is lengthened by the magnitude of the phase error; else, Phase_Seg1 is lengthened by SJW.

When the phase error of the edge that causes resynchronization is negative, Phase_Seg2 is shortened. If the magnitude of the phase error is less than SJW, Phase_Seg2 is shortened by the magnitude of the phase error; else, Phase_Seg2 is shortened by SJW.

If the magnitude of the phase error of the edge is less than or equal to the programmed value of SJW, the results of hard synchronization and resynchronization are the same. If the magnitude of the phase error is larger than SJW, the resynchronization cannot compensate the phase error completely, and an error of (phase error - SJW) remains.

Only one synchronization can be done between two sample points. The synchronizations maintain a minimum distance between edges and sample points, giving the bus level time to stabilize and filtering out spikes that are shorter than (Prop_Seg + Phase_Seg1).

Apart from noise spikes, most synchronizations are caused by arbitration. All nodes synchronize "hard" on the edge transmitted by the "leading" transceiver that started transmitting first, but due to propagation delay times, the nodes cannot become completely synchronized. The "leading" transmitter does not necessarily win the arbitration; therefore, the receivers must synchronize themselves to different transmitters that subsequently "take the lead" and that are differently synchronized to the previously "leading" transmitter. The same happens at the acknowledge field, where the transmitter and some of the receivers must synchronize to the receiver that "takes the lead" in the transmission of the dominant acknowledge bit.

Synchronizations after the end of the arbitration are caused by oscillator tolerance, when the differences in the oscillator's clock periods of transmitter and receivers sum up during the time between synchronizations (at most 10 bits). These summarized differences cannot be longer than the SJW, limiting the oscillator's tolerance range.

The examples in [Figure 17-16](#) show how the phase buffer segments are used to compensate for phase errors. There are three drawings of each two consecutive bit timings. The upper drawing shows the synchronization on a "late" edge, the lower drawing shows the synchronization on an "early" edge, and the middle drawing is the reference without synchronization.




Figure 17-16. Synchronization on Late and Early Edges

In the first example, an edge from recessive to dominant occurs at the end of Prop_Seg. The edge is "late" since the edge occurs after the Sync_Seg. Reacting to the "late" edge, Phase_Seg1 is lengthened so that the distance from the edge to the sample point is the same as from the Sync_Seg to the sample point if no edge had occurred. The phase error of this "late" edge is less than SJW, so it is fully compensated and the edge from dominant to recessive at the end of the bit, which is one nominal bit time long, occurs in the Sync_Seg.

In the second example, an edge from recessive to dominant occurs during Phase_Seg2. The edge is "early" since it occurs before a Sync_Seg. Reacting to the "early" edge, Phase_Seg2 is shortened and Sync_Seg is omitted, so that the distance from the edge to the sample point is the same as from a Sync_Seg to the sample point if no edge had occurred. As in the previous example, the magnitude of this "early" edge's phase error is less than SJW, so it is fully compensated.

The phase buffer segments are lengthened or shortened temporarily only; at the next bit time, the segments return to the nominal programmed values.

In these examples, the bit timing is seen from the point of view of the CAN implementation's state machine, where the bit time starts and ends at the sample points. The state machine omits Sync_Seg when synchronizing on an "early" edge because the state machine cannot subsequently redefine that time quantum of Phase_Seg2 where the edge occurs to be the Sync_Seg.

The examples in [Figure 17-17](#) show how short dominant noise spikes are filtered by synchronizations. In both examples, the spike starts at the end of Prop_Seg and has the length of (Prop_Seg + Phase_Seg1).

In the first example, the synchronization jump width is greater than or equal to the phase error of the spike's edge from recessive to dominant. Therefore the sample point is shifted after the end of the spike; a recessive bus level is sampled.

In the second example, SJW is shorter than the phase error, so the sample point cannot be shifted far enough; the dominant spike is sampled as actual bus level.




Figure 17-17. Filtering of Short Dominant Spikes

17.11.1.4 Oscillator Tolerance Range

With the introduction of CAN protocol version 1.2, the option to synchronize on edges from dominant to recessive became obsolete. Only edges from recessive to dominant are considered for synchronization. The protocol update to version 2.0 (A and B) had no influence on the oscillator tolerance.

The tolerance range df for an oscillator's frequency f_{osc} around the nominal frequency f_{nom} with:

$$(1 - df) * f_{nom} \leq f_{osc} \leq (1 + df) * f_{nom}$$

depends on the proportions of Phase_Seg1, Phase_Seg2, SJW, and the bit time. The maximum tolerance df is defined by two conditions (both must be met):

$$df \leq \frac{\min(Tseg1, Tseg2)}{2((13 \times \text{bit time}) - Tseg2)}$$

$$df \leq \frac{SJW}{20 \times \text{bit_time}}$$

You must consider that SJW cannot be larger than the smaller of the phase buffer segments and that the propagation time segment limits that part of the bit time that can be used for the phase buffer segments.

The combination Prop_Seg = 1 and Phase_Seg1 = Phase_Seg2 = SJW = 4 allows the largest possible oscillator tolerance of 1.58%. This combination with a Propagation Time Segment of only 10% of the bit time is not for short bit times; the combination can be used for bit rates of up to 125kBit/s (bit time = 8μs) with a bus length of 40 meters.

17.11.2 Configuration of the CAN Bit Timing

In the CAN, the bit timing configuration is programmed in two register bytes, additionally a third byte for a baud rate prescaler extension of 4 bits (BRPE) is provided. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, SJW and BRP (plus BRPE in third byte) are combined in the other byte (see [Figure 17-18](#)).

In this bit timing register, the components TSEG1, TSEG2, SJW, and BRP are programmed to a numerical value that is one less than the functional value; so instead of values in the range of [1...n], values in the range of [0...n-1] are programmed. That way, for example, SJW (functional range of [1...4]) is represented by only two bits.

Therefore the length of the bit time is either:

- (programmed values) $[TSEG1 + TSEG2 + 3] t_q$
- (functional values) $[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] t_q$

The data in the Bit Timing Register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by BRPE/BRP) defines the length of the time quantum (the basic time unit of the bit time); the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the Bit timing state machine, which is evaluated once each time quantum. The rest of the CAN protocol controller, the Bit Stream Processor (BSP) state machine, is evaluated once each bit time, at the Sample Point.

The Shift register serializes the messages to be sent and parallelizes received messages. Loading and shifting is controlled by the BSP.

The BSP translates messages into frames and conversely. The BSP generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the sample point and processes the sampled bus input bit. The time after the sample point that is needed to calculate the next bit to be sent (for example, data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT), which is $0 t_q$ for the CAN.

Generally, the IPT is CAN controller specific, but cannot be longer than $2 t_q$. The IPT length is the lower limit of the programmed length of Phase_Seg2. In case of a synchronization, Phase_Seg2 can be shortened to a value less than IPT, which does not affect bus timing.




Figure 17-18. Structure of the CAN Core's CAN Protocol Controller

17.11.2.1 Calculation of the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting Bit time (1/Bit rate) must be an integer multiple of the CAN clock period.

Note

8MHz is the minimum CAN clock frequency required to operate the CAN at a bit rate of 1MBit/s.

The bit time can consist of 8 to 25 time quanta. The length of the time quantum t_q is defined by the Baud Rate Prescaler with $t_q = (\text{Baud Rate Prescaler}) / \text{CAN_CLK}$. Several combinations can lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the Prop_Seg. The length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop_Seg is converted into time quanta (rounded up to the nearest integer multiple of t_q).

The Sync_Seg is 1 t_q long (fixed), leaving $(\text{bit time} - \text{Prop_Seg} - 1) t_q$ for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, Phase_Seg2 = Phase_Seg1; else, Phase_Seg2 = Phase_Seg1 + 1.

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 cannot be shorter than the Information Processing Time of any node in the network, which is device dependent and can be in the range of [0 to 2] t_q .

The length of the synchronization jump width is set to the maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formulas given in [Section 17.11.1.4](#).

If more than one configurations are possible to reach a certain bit rate, choose the configuration that allows the highest oscillator tolerance range.

CAN nodes with different clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation can show that bus length or bit rate has to be decreased or that the oscillator frequency stability has to be increased to find a protocol compliant configuration of the CAN bit timing.

The resulting configuration is written into the Bit Timing register:

`(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronizationJumpWidth-1)&(Prescaler-1)`

17.11.2.2 Example for Bit Timing at High Baudrate

In this example, the frequency of CAN_CLK is 10MHz, BRP is 0, the bit rate is 1MBit/s.

| | | |
|---------------------------|----------|---|
| t_q | 100ns = | t_{CAN_CLK} |
| delay of bus driver | 90ns = | |
| delay of receiver circuit | 40ns = | |
| delay of bus line (40m) | 220ns = | |
| t_{Prop} | 700ns = | $2^* \text{delays} = 7 \cdot t_q$ |
| t_{SJW} | 100ns = | $1 \cdot t_q$ |
| t_{TSeg1} | 800ns = | $t_{Prop} + t_{SJW}$ |
| t_{TSeg2} | 100ns = | Information Processing Time + $1 \cdot t_q$ |
| $t_{Sync-Seg}$ | 100ns = | $1 \cdot t_q$ |
| bit time | 1000ns = | $t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$ |
| tolerance for CAN_CLK | 0.35% = | $\frac{\min(Tseg1, Tseg2)}{2((13 \times \text{bit time}) - Tseg2)}$ $= \frac{0.1\mu s}{2((13 \times 1\mu s) - 0.1\mu s)}$ |

In this example, the concatenated bit time parameters are (1-1)₃&(8-1)₄&(1-1)₂&(1-1)₆, so the Bit Timing Register is programmed to = 0x0000 0700.

17.11.2.3 Example for Bit Timing at Low Baudrate

In this example, the frequency of CAN_CLK is 2MHz, BRP is 1, the bit rate is 100KBit/s.

| | | |
|---------------------------|---------|---|
| t_q | 1μs = | $2 \cdot t_{CAN_CLK}$ |
| delay of bus driver | 200ns = | |
| delay of receiver circuit | 80ns = | |
| delay of bus line (40m) | 220ns = | |
| t_{Prop} | 1μs = | $1 \cdot t_q$ |
| t_{SJW} | 4μs = | $4 \cdot t_q$ |
| t_{TSeg1} | 5μs = | $t_{Prop} + t_{SJW}$ |
| t_{TSeg2} | 4μs = | Information Processing Time + $4 \cdot t_q$ |
| $t_{Sync-Seg}$ | 1μs = | $1 \cdot t_q$ |
| bit time | 10μs = | $t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$ |
| tolerance for CAN_CLK | 1.58% = | $\frac{\min(Tseg1, Tseg2)}{2((13 \times \text{bit time}) - Tseg2)}$ $= \frac{4 \mu s}{2((13 \times 10 \mu s) - 4 \mu s)}$ |

In this example, the concatenated bit time parameters are (4-1)₃&(5-1)₄&(4-1)₂&(2-1)₆, so the Bit Timing register is programmed to = 0x0000 34C1.

17.12 Message Interface Register Sets

The interface register sets control the CPU read and write accesses to the Message RAM. There are two interface register sets for read and write access (IF1 and IF2) and one Interface Register Set for read access only (IF3).

Due to the structure of the Message RAM, it is not possible to change single bits or bytes of a message object. Instead, always a complete message object in the Message RAM is accessed. Therefore the data transfer from the IF1/IF2 registers to the Message RAM requires the message handler to perform a read-modifywrite cycle. First those parts of the message object that are not to be changed are read from the Message RAM into the Interface Register set, and after the update the whole content of the Interface Register set is written into the message object.

After the partial write of a message object, those parts of the Interface Register set that are not selected in the Command Register are set to the actual contents of the selected message object. After the partial read of a message object, those parts of the Interface Register set that are not selected in the Command Register are left unchanged.

By buffering the data to be transferred, the Interface Register sets avoid conflicts between concurrent CPU accesses to the Message RAM and CAN message reception and transmission. A complete message object (see [Section 17.13.1](#)) or parts of the message object can be transferred between the Message RAM and the IF1/IF2 Register set in one single transfer. This transfer, performed in parallel on all selected parts of the message object, maintains the data consistency of the CAN message.

There is one condition that can cause a write access to the message RAM to be lost. If `MsgVal = 1` for the message object that is accessed and CAN communication is ongoing, a transfer from the IFx register to message RAM can be lost. The reason this can happen is that the IFx register write to the message RAM occurs in between a read-modify-write access of the Host Message Handler when in the process of receiving a message for the same message object.

To avoid this issue with receive mail boxes, reset `MsgVal` before changing any of the following: `Id28-0`, `Xtd`, `Dir`, `DLC3-0`, `RxE`, `TxE`, `RmtEn`, `EoB`, `Umask`, `Msk28-0`, `MXtd`, and `MDir`.

To avoid this issue with transmit mail boxes, reset `MsgVal` before changing any of the following: `Dir`, `RxE`, `TxE`, `RmtEn`, `EoB`, `Umask`, `Msk28-0`, `MXtd`, and `MDir`. Other fields not listed above, like `Data`, can be changed without fear of losing a write to the message RAM.

17.12.1 Message Interface Register Sets 1 and 2 (IF1 and IF2)

The IF1 and IF2 register sets allow data transfers to and from the message objects. The IFxCMD register for an interface control the direction of the data transfer. If the IFxCMD register is set to write, then the message object fields selected by the IFxCMD register are overwritten by values taken from the other IFx registers. If the IFxCMD register is set to read, then the message object fields selected by the IFxCMD register is copied from the message object to the other IFx registers. The interfaces allow for transfers of a complete message object as well as individual parts. The transfer begins with the desired message object number is written to bits 7:0 of the IFxCMD register.

When the CPU initiates a data transfer between the IF1/IF2 registers and Message RAM, the message handler sets the Busy bit in the respective Command Register to 1. After the transfer has completed, the Busy bit is set back to 0 (see [Figure 17-19](#)).




Figure 17-19. Data Transfer Between IF1 / IF2 Registers and Message RAM

17.12.2 Message Interface Register Set 3 (IF3)

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from Message RAM by CPU. The automatic update functionality can be programmed for each message object (see the IF3 Update Enable register).

All valid message objects in Message RAM that are configured for automatic update are checked for active NewDat flags. If such a message object is found, the message objects are transferred to the IF3 register, controlled by IF3 Observation register. If more than one NewDat flag is active, the message object with the lowest number has the highest priority for automatic IF3 update.

The NewDat bit in the message object is reset by a transfer to IF3.

Note

The IF3 register set cannot be used for transferring data into message objects.

17.13 Message RAM

The CAN Message RAM contains message objects and parity bits for the message objects. There are 32 message objects in the Message RAM.

During normal operation, accesses to the Message RAM are performed using the Interface Register sets, and the CPU cannot directly access the Message RAM.

The Interface Register sets IF1 and IF2 provide indirect read/write access from the CPU to the Message RAM. The IF1 and IF2 register sets can buffer control and user data to be transferred to and from the message objects.

The third Interface Register set IF3 can be configured to automatically receive control and user data from the Message RAM when a message object has been updated after reception of a CAN message. The CPU does not need to initiate the transfer from Message RAM to IF3 Register set.

The message handler avoids potential conflicts between concurrent accesses to Message RAM and CAN frame reception/transmission.

The message RAM can only be accessed in debug mode. The message RAM base address is 0x1000 above the base address of the CAN peripheral.

17.13.1 Structure of Message Objects

[Figure 17-20](#) shows the structure of a message object.

The grayed fields are those parts of the message object which are represented in dedicated registers. For example, the transmit request flags of all message objects are represented in centralized transmit request registers.

Figure 17-20. Structure of a Message Object

| Message Object | | | | | | | | | | | | | |
|----------------|-----------|------|------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--|
| UMask | Msk[28:0] | MXtd | MDir | EoB | unused | NewDat | MsgLst | RxE | TxE | IntPnd | RmtEn | TxRqst | |
| MsgVal | ID[28:0] | Xtd | Dir | DLC[3:0] | Data 0 | Data 1 | Data 2 | Data 3 | Data 4 | Data 5 | Data 6 | Data 7 | |

Table 17-5. Message Object Field Descriptions

| Name | Value | Description |
|----------|-----------|--|
| MsgVal | 0 | Message valid The message object is ignored by the message handler. |
| | 1 | The message object is to be used by the message handler. Note: This bit can be kept at level 1 even when the identifier bits ID[28:0], the control bits Xtd, Dir, or the data length code DLC[3:0] are changed. |
| UMask | 0 | Use Acceptance Mask Mask bits (Msk[28:0], MXtd and MDir) are ignored and not used for acceptance filtering. |
| | 1 | Mask bits are used for acceptance filtering. Note: If the UMask bit is set to 1, the message object's mask bits are programmed during initialization of the message object before MsgVal is set to 1. |
| ID[28:0] | ID[28:0] | Message Identifier 29-bit ("extended") identifier bits |
| | ID[28:18] | 11-bit ("standard") identifier bits |

Table 17-5. Message Object Field Descriptions (continued)

| Name | Value | Description |
|-----------|-------|--|
| Msk[28:0] | 0 | Identifier Mask The corresponding bit in the message identifier is not used for acceptance filtering (don't care). |
| | 1 | The corresponding bit in the message identifier is used for acceptance filtering. Note: The bit functionality in the DCAN module is the opposite of the Local Acceptance Mask bit functionality in the eCAN module found in older C28x devices, where a 1 means the corresponding bit is not used for filtering, and a 0 means the bit is used. |
| Xtd | 0 | Extended Identifier The 11-bit ("standard") identifier is used for this message object. |
| | 1 | The 29-bit ("extended") identifier is used for this message object. |
| MXtd | 0 | Mask Extended Identifier The extended identifier bit (IDE) has no effect on the acceptance filtering. |
| | 1 | The extended identifier bit (IDE) is used for acceptance filtering. Note: When 11-bit ("standard") Identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. |
| Dir | 0 | Message Direction Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, the message is stored in this message object. |
| | 1 | Direction = transmit: On TxRqst, a data frame is transmitted. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1). |
| MDir | 0 | Mask Message Direction The message direction bit (Dir) has no effect on the acceptance filtering. |
| | 1 | The message direction bit (Dir) is used for acceptance filtering. |
| EOB | 0 | End of Block The message object is part of a FIFO Buffer block and is not the last message object of this FIFO Buffer block. |
| | 1 | The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to 1. |
| NewDat | 0 | New Data No new data has been written into the data bytes of this message object by the message handler since the last time when this flag was cleared by the CPU. |
| | 1 | The message handler or the CPU has written new data into the data bytes of this message object. |
| MsgLst | 0 | Message Lost (only valid for Message Objects with direction = receive) No message was lost since the last time when this bit was reset by the CPU. |
| | 1 | The message handler stored a new message into this message object when NewDat was still set, so the previous message has been overwritten. |
| RxE | 0 | Receive Interrupt Enable IntPnd is not triggered after the successful reception of a frame. |
| | 1 | IntPnd is triggered after the successful reception of a frame. |
| TxE | 0 | Transmit Interrupt Enable IntPnd is not triggered after the successful transmission of a frame. |
| | 1 | IntPnd is triggered after the successful transmission of a frame. |
| IntPnd | 0 | Interrupt Pending This message object is not the source of an interrupt. |
| | 1 | This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register point to this message object, if there is no other interrupt source with higher priority. |

Table 17-5. Message Object Field Descriptions (continued)

| Name | Value | Description |
|--|-------------|--|
| RmtEn | 0 1 | Remote Enable At the reception of a remote frame, TxRqst is not changed. At the reception of a remote frame, TxRqst is set. Note: See Section 17.10.8 for details on the setup of RmtEn and UMask for remote frames. |
| TxRqst | 0 1 | Transmit Request This message object is not waiting for a transmission. The transmission of this message object is requested and is not yet done. |
| DLC[3:0] | 0-8 9-15 | Data length code Data frame has 0-8 data bytes. Data frame has 8 data bytes. Note: The data length code of a message object must be defined to the same value as in the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, the message handler writes the DLC to the value given by the received message. |
| Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 | | 1st data byte of a CAN data frame 2nd data byte of a CAN data frame 3rd data byte of a CAN data frame 4th data byte of a CAN data frame 5th data byte of a CAN data frame 6th data byte of a CAN data frame 7th data byte of a CAN data frame 8th data byte of a CAN data frame Note: Byte Data 0 is the first data byte shifted into the shift register of the CAN core during a reception, byte Data 7 is the last. When the message handler stores a data frame, the message handler writes all the eight data bytes into a message object. If the data length code is less than 8, the remaining bytes of the message object can be overwritten by undefined values. |

17.13.2 Addressing Message Objects in RAM

The starting location of a particular message object in RAM is:

Message RAM base address + (message object number) * 0x20

This means that Message Object 1 starts at offset 0x0020; Message Object 2 starts at offset 0x0040, and so on.

Note

A 0 is not a valid message object number. At address 0x0000, the last message object (32) (with the lowest priority) is located. Writing to the address of an unimplemented message object can overwrite an implemented message object.

Message Object number 1 has the highest priority.

Table 17-6. Message RAM Addressing in Debug Mode

| Message Object Number | Offset From Base Address | Word Number | Debug Mode ⁽¹⁾ |
|----------------------------|--------------------------|-------------|---------------------------|
| last implemented (here:32) | 0x0000 | 1 | Parity |
| | 0x0004 | 2 | MXtd,MDir,Mask |
| | 0x0008 | 3 | Xtd,Dir,ID |
| | 0x000C | 4 | Ctrl |
| | 0x0010 | 5 | Data Bytes 3-0 |
| | 0x0014 | 6 | Data Bytes 7-4 |
| 1 | 0x0020 | 1 | Parity |
| | 0x0024 | 2 | MXtd,MDir,Mask |
| | 0x0028 | 3 | Xtd,Dir,ID |
| | 0x002C | 4 | Ctrl |
| | 0x0030 | 5 | Data Bytes 3-0 |
| | 0x0034 | 6 | Data Bytes 7-4 |
| 2 | 0x0040 | 1 | Parity |
| | 0x0044 | 2 | MXtd,MDir,Mask |
| | 0x0048 | 3 | Xtd,Dir,ID |
| | 0x004C | 4 | Ctrl |
| | 0x0050 | 5 | Data Bytes 3-0 |
| | 0x0054 | 6 | Data Bytes 7-4 |
| ... | ... | ... | ... |
| | 0x03E0 | 1 | Parity |
| | 0x03E4 | 2 | MXtd,MDir,Mask |
| | 0x03E8 | 3 | Xtd,Dir,ID |
| | 0x03EC | 4 | Ctrl |
| | 0x03F0 | 5 | Data Bytes 3-0 |
| | 0x03F4 | 6 | Data Bytes 7-4 |

(1) See [Section 17.13.3](#).

17.13.3 Message RAM Representation in Debug Mode

In debug mode, the Message RAM is memory-mapped. This allows the external debug unit to access the Message RAM.

Note

During debug mode, the Message RAM cannot be accessed using the IFx register sets.

Figure 17-21. Message RAM Representation in Debug Mode

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

MsgAddr + 0x00

| | | |
|----------|--|-------------|
| Reserved | | |
| Reserved | | Parity[4:0] |

MsgAddr + 0x04

| | | | | |
|-----------|------|------|------------|--|
| MXtd | MDir | Rsvd | Msk[28:16] | |
| Msk[15:0] | | | | |

MsgAddr + 0x08

| | | | | |
|----------|-----|-----|-----------|--|
| Rsvd | Xtd | Dir | ID[28:16] | |
| ID[15:0] | | | | |

MsgAddr + 0x0C

| | | | | | | | | | | |
|----------|--------|------|-------|-----|-----|-------|------|-----|----------|----------|
| Reserved | | | | | | | | | | |
| Rsvd | MsgLst | Rsvd | UMask | TxE | RxE | RmtEn | Rsvd | EOB | Reserved | DLC[3:0] |

MsgAddr + 0x10

| | |
|--------|--------|
| Data 3 | Data 2 |
| Data 1 | Data 0 |

MsgAddr + 0x14

| | |
|--------|--------|
| Data 7 | Data 6 |
| Data 5 | Data 4 |

17.14 Software

17.14.1 CAN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/can

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

17.14.1.1 CAN External Loopback

FILE: can_ex1_loopback.c

This example shows the basic setup of CAN to transmit and receive messages on the CAN bus. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 2 byte message that contains an incrementing pattern.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

External Connections

- None.

Watch Variables

- msgCount - A counter for the number of successful messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

17.14.1.2 CAN External Loopback with Interrupts

FILE: can_ex2_loopback_interrupts.c

This example shows the basic setup of CAN to transmit and receive messages on the CAN bus. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 4 byte message that contains an incrementing pattern. A CAN interrupt handler is used to confirm message transmission and count the number of messages that have been sent.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

External Connections

- None.

Watch Variables

- txMsgCount - A counter for the number of messages sent
- rxMsgCount - A counter for the number of messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received
- errorFlag - A flag that indicates an error has occurred

17.14.1.3 CAN Transmit and Receive Configurations

FILE: can_ex5_transmit_receive.c

This example shows the basic setup of CAN to transmit or receive messages on the CAN bus with a specific Message ID. The CAN Controller is configured according to the selection of the define.

When the TRANSMIT define is selected, the CAN Controller acts as a Transmitter and sends data to the second CAN Controller connected externally. If TRANSMIT is not defined the CAN Controller acts as a Receiver and waits for message to be transmitted by the External CAN Controller. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

CAN modules on the device need to be connected to via CAN transceivers. *Hardware Required*

- A C2000 board with CAN transceiver.

External Connections

- ControlCARD CANA is on DEVICE_GPIO_PIN_CANTXA (CANTXA)
- and DEVICE_GPIO_PIN_CANRXA (CANRXA)

Watch Variables Transmit \Configuration

- MSGCOUNT - Adjust to set the number of messages
- txMsgCount - A counter for the number of messages sent
- txMsgData - An array with the data being sent
- errorFlag - A flag that indicates an error has occurred
- rxMsgCount - Has the initial value as No. of Messages to be received and decrements with each message.

17.14.1.4 CAN Error Generation Example

FILE: can_ex6_error_generation.c

This example demonstrates the ways of handling CAN Error conditions. It generates the CAN Packets and sends them over GPIO. It is looped back externally to be received in CAN module. The CAN Interrupt service routine reads the Error status and demonstrates how different Error conditions can be detected.

Change ERR_CFG define to the different Error Scenarios and run the example. The corresponding Error Flag will be set in status variable of canalSR() routine. Uses a CPU Timer(Timer 0) for periodic timer interrupt of CANBITRATE uSec. On the Timer interrupt it sends the required CAN Frame type with the specified error conditions. CAN modules on the device need to be connected to via CAN transceivers. Please refer to the application note titled "Configurable Error Generator for Controller Area Network" at [Configurable Error Generator for Controller Area Network](#) for further details on this example.

External Connections

- ControlCARD GPIO TX_PIN should be connected to
- DEVICE_GPIO_PIN_CANRXA(CANRXA)

Watch Variables Transmit \Configuration

- status - variable in canalSR for checking error Status

17.14.1.5 CAN Remote Request Loopback

FILE: can_ex7_loopback_tx_rx_remote_frame.c

This example shows the basic setup of CAN in order to transmit a remote frame and get a response for the remote frame and store it in a receive Object. The CAN peripheral is configured to transmit remote request frame and a remote answer frame messages with a specific CAN ID. Message object 3 is configured to transmit a remote request. Message object 2 is configured as a remote answer object with filter mask such that it accepts remote frame with any message ID and transmit's remote answer with message ID 7 and data length 8. Message object 1 is configured as a received object with filter message ID 7 so as to store the remote answer data transmitted by message object 2.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual.

External Connections

- None.

Watch Variables

- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

17.14.1.6 CAN example that illustrates the usage of Mask registers

FILE: can_ex8_mask.c

This example initializes CAN module A for Reception. When a frame with a matching filter criterion is received, the data is copied in mailbox 1 and LED is toggled a few times and the code gets ready for the next frame. If a message of any other MSGID is received, an ACK is provided Completion of reception is determined by polling CAN_NDAT_21 register. No interrupts are used. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

Hardware Required

- An external CAN node that transmits to CAN-A on the C2000 MCU

Watch Variables

- rxMsgCount - A counter for the number of messages received
- rxMsgData - An array with the data that was received

17.15 CAN Registers

This section describes the Controller Area Network registers.

17.15.1 CAN Base Address Table

Table 17-7. CAN Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| CanaRegs | CAN_REGS | CANA_BASE | 0x0004_8000 | YES |

17.15.2 CAN_REGS Registers

Table 17-8 lists the memory-mapped registers for the CAN_REGS registers. All register offset addresses not listed in Table 17-8 should be considered as reserved locations and the register contents should not be modified.

Table 17-8. CAN_REGS Registers

| Offset (x8) | Offset (x16) | Acronym | Register Name | Write Protection | Section |
|----------------|-----------------|-----------------|--|---------------------|---------|
| 0h | 0h | CAN_CTL | CAN Control Register | Go | |
| 8h | 4h | CAN_ES | Error and Status Register | Go | |
| 10h | 8h | CAN_ERRC | Error Counter Register | Go | |
| 18h | Ch | CAN_BTR | Bit Timing Register | Go | |
| 20h | 10h | CAN_INT | Interrupt Register | Go | |
| 28h | 14h | CAN_TEST | Test Register | Go | |
| 38h | 1Ch | CAN_PERR | CAN Parity Error Code Register | Go | |
| 80h | 40h | CAN_RAM_INIT | CAN RAM Initialization Register | Go | |
| A0h | 50h | CAN_GLB_INT_EN | CAN Global Interrupt Enable Register | Go | |
| A8h | 54h | CAN_GLB_INT_FLG | CAN Global Interrupt Flag Register | Go | |
| B0h | 58h | CAN_GLB_INT_CLR | CAN Global Interrupt Clear Register | Go | |
| 100h | 80h | CAN_ABOTR | Auto-Bus-On Time Register | Go | |
| 108h | 84h | CAN_TXRQ_X | CAN Transmission Request Register | Go | |
| 110h | 88h | CAN_TXRQ_21 | CAN Transmission Request 2_1 Register | Go | |
| 130h | 98h | CAN_NDAT_X | CAN New Data Register | Go | |
| 138h | 9Ch | CAN_NDAT_21 | CAN New Data 2_1 Register | Go | |
| 158h | ACh | CAN_IPEN_X | CAN Interrupt Pending Register | Go | |
| 160h | B0h | CAN_IPEN_21 | CAN Interrupt Pending 2_1 Register | Go | |
| 180h | C0h | CAN_MVAL_X | CAN Message Valid Register | Go | |
| 188h | C4h | CAN_MVAL_21 | CAN Message Valid 2_1 Register | Go | |
| 1B0h | D8h | CAN_IP_MUX21 | CAN Interrupt Multiplexer 2_1 Register | Go | |
| 200h | 100h | CAN_IF1CMD | IF1 Command Register | Go | |
| 208h | 104h | CAN_IF1MSK | IF1 Mask Register | Go | |
| 210h | 108h | CAN_IF1ARB | IF1 Arbitration Register | Go | |
| 218h | 10Ch | CAN_IF1MCTL | IF1 Message Control Register | Go | |
| 220h | 110h | CAN_IF1DATA | IF1 Data A Register | Go | |
| 228h | 114h | CAN_IF1DATB | IF1 Data B Register | Go | |
| 240h | 120h | CAN_IF2CMD | IF2 Command Register | Go | |
| 248h | 124h | CAN_IF2MSK | IF2 Mask Register | Go | |
| 250h | 128h | CAN_IF2ARB | IF2 Arbitration Register | Go | |
| 258h | 12Ch | CAN_IF2MCTL | IF2 Message Control Register | Go | |
| 260h | 130h | CAN_IF2DATA | IF2 Data A Register | Go | |
| 268h | 134h | CAN_IF2DATB | IF2 Data B Register | Go | |
| 288h | 144h | CAN_IF3MSK | IF3 Mask Register | Go | |
| 290h | 148h | CAN_IF3ARB | IF3 Arbitration Register | Go | |
| 298h | 14Ch | CAN_IF3MCTL | IF3 Message Control Register | Go | |
| 2A0h | 150h | CAN_IF3DATA | IF3 Data A Register | Go | |
| 2A8h | 154h | CAN_IF3DATB | IF3 Data B Register | Go | |
| 2C0h | 160h | CAN_IF3UPD | IF3 Update Enable Register | Go | |

Complex bit access types are encoded to fit into small table cells. [Table 17-9](#) shows the codes that are used for access types in this section.

Table 17-9. CAN_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

17.15.2.1 CAN_CTL Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 00001401h]

CAN_CTL is shown in [Figure 17-22](#) and described in [Table 17-10](#).

Return to the [Summary Table](#).

This register is used for configuring the CAN module in terms of interrupts, parity, debug-mode behavior etc.

Figure 17-22. CAN_CTL Register

| | | | | | | | |
|------------|----------|--------|----------|----------|----------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | RESERVED | RESERVED |
| R-0h | | | | | | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | RESERVED | RESERVED | RESERVED | IE1 | INITDBG |
| R-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SWR | RESERVED | PMD | | | | ABO | IDS |
| R-0/W1C-0h | R-0h | R/W-5h | | | | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Test | CCE | DAR | RESERVED | EIE | SIE | IE0 | Init |
| R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-1h |

Table 17-10. CAN_CTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-26 | RESERVED | R | 0h | Reserved |
| 25 | RESERVED | R/W | 0h | Reserved |
| 24 | RESERVED | R/W | 0h | Reserved |
| 23-21 | RESERVED | R | 0h | Reserved |
| 20 | RESERVED | R/W | 0h | Reserved |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | IE1 | R/W | 0h | Interrupt line 1 Enable 0 CANINT1 is disabled. 1 CANINT1 is enabled. Interrupts will assert CANINT1 line to 1 line remains active until pending interrupts are processed. Reset type: SYSRSn |
| 16 | INITDBG | R | 0h | Debug Mode Status Bit: This bit indicates the internal init state for a debug access 0 Not in debug mode, or debug mode requested but not entered. 1 Debug mode requested and internally entered the CAN module is ready for debug accesses. Reset type: SYSRSn |

Table 17-10. CAN_CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 15 | SWR | R-0/W1C | 0h | <p>Software Reset Enable Bit: This bit activates the software reset.</p> <p>0 Normal Operation.</p> <p>1 Module is forced to reset state. This bit will get cleared automatically one clock cycle after execution of software reset.</p> <p>Note: To execute software reset, the following procedure is necessary:</p> <ol style="list-style-type: none"> 1. Set INIT bit to shut down CAN communication. 2. Set SWR bit. <p>Note: This bit is write-protected by Init bit. If module is reset using the SWR bit, no user configuration is lost. Only status bits get reset along with logic which needs to be reset for the next CAN transaction. If module is reset using SOFTPRES register, entire module will get reset, including configuration registers.</p> <p>Reset type: SYSRSn</p> |
| 14 | RESERVED | R | 0h | Reserved |
| 13-10 | PMD | R/W | 5h | <p>Parity on/off</p> <p>0101 Parity function disabled</p> <p>Any other value - Parity function enabled</p> <p>Reset type: SYSRSn</p> |
| 9 | ABO | R/W | 0h | <p>Auto-Bus-On Enable</p> <p>0 The Auto-Bus-On feature is disabled</p> <p>1 The Auto-Bus-On feature is enabled</p> <p>Reset type: SYSRSn</p> |
| 8 | IDS | R/W | 0h | <p>Interruption Debug Support Enable</p> <p>0 When Debug mode is requested, the CAN module will wait for a started transmission or reception to be completed before entering Debug mode</p> <p>1 When Debug mode is requested, the CAN module will interrupt any transmission or reception, and enter Debug mode immediately.</p> <p>Reset type: SYSRSn</p> |
| 7 | Test | R/W | 0h | <p>Test Mode Enable</p> <p>0 Disable Test Mode (Normal operation)</p> <p>1 Enable Test Mode</p> <p>Reset type: SYSRSn</p> |
| 6 | CCE | R/W | 0h | <p>Configuration Change Enable</p> <p>0 The CPU has no write access to the configuration registers.</p> <p>1 The CPU has write access to the configuration registers (when Init bit is set).</p> <p>Reset type: SYSRSn</p> |
| 5 | DAR | R/W | 0h | <p>Disable Automatic Retransmission</p> <p>0 Automatic Retransmission of 'not successful' messages enabled.</p> <p>1 Automatic Retransmission disabled.</p> <p>Reset type: SYSRSn</p> |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | EIE | R/W | 0h | <p>Error Interrupt Enable</p> <p>0 Disabled - PER, BOff and EWarn bits cannot generate an interrupt.</p> <p>1 Enabled - PER, BOff and EWarn bits can generate an interrupt at CANINT0 line and affect the Interrupt Register.</p> <p>Reset type: SYSRSn</p> |
| 2 | SIE | R/W | 0h | <p>Status Change Interrupt Enable</p> <p>0 Disabled - RxOk, TxOk and LEC bits cannot generate an interrupt.</p> <p>1 Enabled - RxOk, TxOk and LEC can generate an interrupt on the CANINT0 line</p> <p>Reset type: SYSRSn</p> |

Table 17-10. CAN_CTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | IE0 | R/W | 0h | Interrupt line 0 Enable 0 CANINT0 is disabled. 1 CANINT0 is enabled. Interrupts will assert CANINT0 line to 1 line remains active until pending interrupts are processed. Reset type: SYSRSn |
| 0 | Init | R/W | 1h | Initialization Mode This bit is used to keep the CAN module inactive during bit timing configuration and message RAM initialization. It is set automatically during a bus off event. Clearing this bit will not shorten the bus recovery time. 0 CAN module processes messages normally 1 CAN module ignores bus activity Reset type: SYSRSn |

17.15.2.2 CAN_ES Register (Offset (x8) = 8h, Offset (x16) = 4h) [Reset = 00000007h]

CAN_ES is shown in [Figure 17-23](#) and described in [Table 17-11](#).

Return to the [Summary Table](#).

This register indicates error conditions, if any, of the CAN module. Interrupts are generated by PER, BOff and EWarn bits (if EIE bit in CAN Control Register is set) and by RxOk, TxOk, and LEC bits (if SIE bit in CAN Control Register is set). A change of bit EPass will not generate an interrupt.

Reading the Error and Status Register clears the PER, RxOk and TxOk bits and sets the LEC to value '7'. Additionally, the Status Interrupt value (0x8000) in the Interrupt Register will be replaced by the next lower priority interrupt value.

For debug support, the auto clear functionality of Error and Status Register (clear of status flags by read) is disabled when in Debug/Suspend mode.

Figure 17-23. CAN_ES Register

| | | | | | | | |
|----------|-------|-------|------|------|----------|----------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | RESERVED | RESERVED | PER |
| R-0h | | | | | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BOff | EWarn | EPass | RxOk | TxOk | LEC | | |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-7h | | |

Table 17-11. CAN_ES Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-11 | RESERVED | R | 0h | Reserved |
| 10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R | 0h | Reserved |
| 8 | PER | R | 0h | Parity Error Detected: This bit will be reset after the CPU reads the register. 0 No parity error has been detected since last read access. 1 The parity check mechanism has detected a parity error in the Message RAM. Reset type: SYSRSn |
| 7 | BOff | R | 0h | Bus-off Status Bit: 0 The CAN module is not in Bus-Off state. 1 The CAN module is in Bus-Off state. Reset type: SYSRSn |
| 6 | EWarn | R | 0h | Warning State Bit: 0 Both error counters are below the error warning limit of 96. 1 At least one of the error counters has reached the error warning limit of 96. Reset type: SYSRSn |
| 5 | EPass | R | 0h | Error Passive State 0 On CAN Bus error, the CAN could send active error frames. 1 The CAN Core is in the error passive state as defined in the CAN Specification. Reset type: SYSRSn |

Table 17-11. CAN_ES Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 4 | RxOk | R | 0h | <p>Reception status Bit: This bit indicates the status of reception. The bit will be reset after the CPU reads the register.</p> <p>0 No message has been successfully received since the last time when this bit was read by the CPU. This bit is never reset by CAN internal events.</p> <p>1 A message has been successfully received since the last time when this bit was reset by a read access of the CPU. This bit will be set independent of the result of acceptance filtering.</p> <p>Reset type: SYSRSn</p> |
| 3 | TxOk | R | 0h | <p>Transmission status Bit: This bit indicates the status of transmission. The bit will be reset after the CPU reads the register.</p> <p>0 No message has been successfully transmitted since the last time when this bit was read by the CPU. This bit is never reset by CAN internal events.</p> <p>1 A message has been successfully transmitted (error free and acknowledged by at least one other node) since the last time when this bit was cleared by a read access of the CPU.</p> <p>Reset type: SYSRSn</p> |
| 2-0 | LEC | R | 7h | <p>Last Error Code</p> <p>The LEC field indicates the type of the last error on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error. This field will be reset to '7' whenever the CPU reads the register.</p> <p>0 No Error</p> <p>1 Stuff Error: More than five equal bits in a row have been detected in a part of a received message where this is not allowed.</p> <p>2 Form Error: A fixed format part of a received frame has the wrong format.</p> <p>3 Ack Error: The message this CAN Core transmitted was not acknowledged by another node.</p> <p>4 Bit1 Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.</p> <p>5 Bit0 Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (logical value '0'), but the monitored bus level was recessive. During Bus-Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus-Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).</p> <p>6 CRC Error: In a received message, the CRC check sum was incorrect. (CRC received for an incoming message does not match the calculated CRC for the received data).</p> <p>7 No CAN bus event was detected since the last time when CPU has read the Error and Status Register. Any read access to the Error and Status Register re-initializes the LEC to value '7'.</p> <p>Reset type: SYSRSn</p> |

17.15.2.3 CAN_ERRC Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 00000000h]

CAN_ERRC is shown in [Figure 17-24](#) and described in [Table 17-12](#).

Return to the [Summary Table](#).

This register reflects the value of the Transmit and Receive error counters

Figure 17-24. CAN_ERRC Register

| | | | | | | | | | | | | | | | |
|----------|------|----|----|----|----|----|----|------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RP | REC | | | | | | | TEC | | | | | | | |
| R-0h | R-0h | | | | | | | R-0h | | | | | | | |

Table 17-12. CAN_ERRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | RP | R | 0h | Receive Error Passive 0 The Receive Error Counter is below the error passive level. 1 The Receive Error Counter has reached the error passive level as defined in the CAN Specification. Reset type: SYSRSn |
| 14-8 | REC | R | 0h | Receive Error Counter Actual state of the Receive Error Counter (values from 0 to 127). Reset type: SYSRSn |
| 7-0 | TEC | R | 0h | Transmit Error Counter Actual state of the Transmit Error Counter. (values from 0 to 255). Reset type: SYSRSn |

17.15.2.4 CAN_BTR Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 00002301h]

CAN_BTR is shown in [Figure 17-25](#) and described in [Table 17-13](#).

Return to the [Summary Table](#).

This register is used to configure the bit-timing parameters for the CAN module. This register is only writable if CCE and Init bits in the CAN Control Register are set.

The CAN bit time may be programmed in the range of 8 to 25 time quanta.

The CAN time quantum may be programmed in the range of 1 to 1024 CAN_CLK periods.

Figure 17-25. CAN_BTR Register

| | | | | | | | |
|----------|--------|----|----|--------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | BRPE | | | |
| R-0h | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | TSEG2 | | | TSEG1 | | | |
| R-0h | R/W-2h | | | R/W-3h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SJW | BRP | | | R/W-1h | | | |
| R/W-0h | | | | | | | |

Table 17-13. CAN_BTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-16 | BRPE | R/W | 0h | Baud Rate Prescaler Extension Valid programmed values are 0 to 15. By programming BRPE the Baud Rate Prescaler can be extended to values up to 1024. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn |
| 15 | RESERVED | R | 0h | Reserved |
| 14-12 | TSEG2 | R/W | 2h | Time segment after the sample point Valid programmed values are 0 to 7. The actual TSeg2 value which is interpreted for the Bit Timing will be the programmed TSeg2 value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn |
| 11-8 | TSEG1 | R/W | 3h | Time segment before the sample point Valid programmed values are 1 to 15. The actual TSeg1 value interpreted for the Bit Timing will be the programmed TSeg1 value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn |
| 7-6 | SJW | R/W | 0h | Synchronization Jump Width Valid programmed values are 0 to 3. The actual SJW value interpreted for the Synchronization will be the programmed SJW value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn |

Table 17-13. CAN_BTR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5-0 | BRP | R/W | 1h | Baud Rate Prescaler- Value by which the CAN_CLK frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid programmed values are 0 to 63. The actual BRP value interpreted for the Bit Timing will be the programmed BRP value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn |

17.15.2.5 CAN_INT Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 00000000h]

CAN_INT is shown in [Figure 17-26](#) and described in [Table 17-14](#).

Return to the [Summary Table](#).

This register is used to identify the source of the interrupt(s).

Figure 17-26. CAN_INT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----|--------|----|------|----|----|----|----|----|--------|----|----|----|------|----|---|---|---|---|---|---|---|---|---|---|
| RESERVED | | | | | | | | INT1ID | | | | | | | | INT0ID | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | R-0h | | | | | | | | | | R-0h | | | | | | | | | | | |

Table 17-14. CAN_INT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | INT1ID | R | 0h | <p>Interrupt 1 Cause 0x00 No interrupt is pending. 0x01-0x20 Number of message object (mailbox) which caused the interrupt. 0x21-0xFF Unused. If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority. Note: The CANINT1 interrupt line remains active until INT1ID reaches value 0 (the cause of the interrupt is reset) or until IE0 is cleared. A message interrupt is cleared by clearing the mailbox's IntPnd bit. Among the message interrupts, the mailbox's interrupt priority decreases with increasing message number. Reset type: SYSRSn</p> |
| 15-0 | INT0ID | R | 0h | <p>Interrupt 0 Cause 0x0000 - No interrupt is pending. 0x0001 - 0x0020 - Number of message object which caused the interrupt. 0x0021 - 0x7FFF - Unused. 0x8000 - Error and Status Register value is not 0x07. 0x8001 - 0xFFFF - Unused. If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority. Note: The CANINT0 interrupt line remains active until INT0ID reaches value 0 (the cause of the interrupt is reset) or until IE0 is cleared. The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. Reset type: SYSRSn</p> |

17.15.2.6 CAN_TEST Register (Offset (x8) = 28h, Offset (x16) = 14h) [Reset = 00000000h]

CAN_TEST is shown in [Figure 17-27](#) and described in [Table 17-15](#).

Return to the [Summary Table](#).

This register is used to configure the various test options supported. For all test modes, the Test bit in CAN Control Register needs to be set to one. If Test bit is set, the RDA, EXL, Tx1, Tx0, LBack and Silent bits are writable. Bit Rx monitors the state of CANRX pin and therefore is only readable. All Test Register functions are disabled when Test bit is cleared.

Note: Setting Tx[1:0] other than '00' will disturb message transfer.

Note: When the internal loop back mode is active (bit LBack is set), bit EXL will be ignored.

Figure 17-27. CAN_TEST Register

| | | | | | | | |
|----------|----|--------|--------|--------|----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | RDA | EXL |
| R-0h | | | | | | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RX | | TX | LBACK | SILENT | RESERVED | | |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | R-0h | | |

Table 17-15. CAN_TEST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9 | RDA | R/W | 0h | RAM Direct Access Enable: 0 Normal Operation. 1 Direct access to the RAM is enabled while in Test Mode. Reset type: SYSRSn |
| 8 | EXL | R/W | 0h | External Loop Back Mode: 0 Disabled. 1 Enabled. Reset type: SYSRSn |
| 7 | RX | R | 0h | Monitors the actual value of the CANRX pin: 0 The CAN bus is dominant. 1 The CAN bus is recessive. Reset type: SYSRSn |
| 6-5 | TX | R/W | 0h | Control of CANTX pin: 00 Normal operation, CANTX is controlled by the CAN Core. 01 Sample Point can be monitored at CANTX pin. 10 CANTX pin drives a dominant value. 11 CANTX pin drives a recessive value. Reset type: SYSRSn |
| 4 | LBACK | R/W | 0h | Loop Back Mode: 0 Disabled. 1 Enabled. Reset type: SYSRSn |

Table 17-15. CAN_TEST Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 3 | SILENT | R/W | 0h | Silent Mode: 0 Disabled. 1 Enabled. Reset type: SYSRSn |
| 2-0 | RESERVED | R | 0h | Reserved |

17.15.2.7 CAN_PERR Register (Offset (x8) = 38h, Offset (x16) = 1Ch) [Reset = 00000XXXh]

CAN_PERR is shown in [Figure 17-28](#) and described in [Table 17-16](#).

Return to the [Summary Table](#).

This register indicates the Word/Mailbox number where a parity error has been detected. If a parity error is detected, the PER flag will be set in the Error and Status Register. This bit is not reset by the parity check mechanism.

It must be reset by reading the Error and Status Register. In addition to the PER flag, the Parity Error Code Register will indicate the memory area where the parity error has been detected. If more than one word with a parity error was detected, the highest word number with a parity error will be displayed. After a parity error has been detected, the register will hold the last error code until power is removed.

Figure 17-28. CAN_PERR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----|----|----|----------|----|----|----|---------|----|----|----|----|----|----|----|
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | WORD_NUM | | | | MSG_NUM | | | | | | | |
| R-0h | | | | R-X | | | | R-X | | | | | | | |

Table 17-16. CAN_PERR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-11 | RESERVED | R | 0h | Reserved |
| 10-8 | WORD_NUM | R | X | 0x01-0x05 Word number where parity error has been detected. RDA word number (1 to 5) of the mailbox (according to the Message RAM representation in RDA mode). Reset type: SYSRSn |
| 7-0 | MSG_NUM | R | X | 0x01-0x21 Mailbox number where parity error has been detected Reset type: SYSRSn |

17.15.2.8 CAN_RAM_INIT Register (Offset (x8) = 80h, Offset (x16) = 40h) [Reset = 00000005h]

CAN_RAM_INIT is shown in [Figure 17-29](#) and described in [Table 17-17](#).

Return to the [Summary Table](#).

This register is used to initialize the Mailbox RAM. It clears the entire mailbox RAM, including the MsgVal bits.

Figure 17-29. CAN_RAM_INIT Register

| | | | | | | | |
|----------|---------------|--------------|--------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RAM_INIT_DONE | CAN_RAM_INIT | | KEY3 | KEY2 | KEY1 | KEY0 |
| R-0h | R-0h | R/W-0h | R/W-0h | R/W-1h | R/W-0h | R/W-0h | R/W-1h |

Table 17-17. CAN_RAM_INIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|--|
| 31-6 | RESERVED | R | 0h | Reserved |
| 5 | RAM_INIT_DONE | R | 0h | CAN Mailbox RAM initialization status: 0 Read: Initialization is on-going or initialization not initiated. 1 Read: Initialization complete Reset type: SYSRSn |
| 4 | CAN_RAM_INIT | R/W | 0h | Initiate CAN Mailbox RAM initialization: 0 Read: Initialization complete or initialization not initiated. Write: No action 1 Read: Initialization is on-going Write: Initiate CAN Mailbox RAM initialization. After initialization, this bit will be automatically cleared to 0. Reset type: SYSRSn |
| 3 | KEY3 | R/W | 0h | See Key 0 Reset type: SYSRSn |
| 2 | KEY2 | R/W | 1h | See Key 0 Reset type: SYSRSn |
| 1 | KEY1 | R/W | 0h | See Key 0 Reset type: SYSRSn |
| 0 | KEY0 | R/W | 1h | KEY3-KEY0 should be 1010 for any write to this register to be valid. These bits will be restored to their reset state after the CAN RAM initialization is complete. Reset type: SYSRSn |

17.15.2.9 CAN_GLB_INT_EN Register (Offset (x8) = A0h, Offset (x16) = 50h) [Reset = 00000000h]

CAN_GLB_INT_EN is shown in [Figure 17-30](#) and described in [Table 17-18](#).

Return to the [Summary Table](#).

This register is used to enable the interrupt lines to the PIE.

Figure 17-30. CAN_GLB_INT_EN Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | GLBINT1_EN | GLBINT0_EN |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 17-18. CAN_GLB_INT_EN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | GLBINT1_EN | R/W | 0h | Global Interrupt Enable for CANINT1 0 CANINT1 does not generate interrupt to PIE 1 CANINT1 generates interrupt to PIE if interrupt condition occurs Reset type: SYSRSn |
| 0 | GLBINT0_EN | R/W | 0h | Global Interrupt Enable for CANINT0 0 CANINT0 does not generate interrupt to PIE 1 CANINT0 generates interrupt to PIE if interrupt condition occurs Reset type: SYSRSn |

17.15.2.10 CAN_GLB_INT_FLG Register (Offset (x8) = A8h, Offset (x16) = 54h) [Reset = 00000000h]

CAN_GLB_INT_FLG is shown in [Figure 17-31](#) and described in [Table 17-19](#).

Return to the [Summary Table](#).

This register indicates if and when the interrupt line to the PIE is active.

Figure 17-31. CAN_GLB_INT_FLG Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | INT1_FLG | INT0_FLG |
| R-0h | | | | | | R-0h | R-0h |

Table 17-19. CAN_GLB_INT_FLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | INT1_FLG | R | 0h | CANINT1 Flag 0 No interrupt generated 1 Interrupt is generated due to CANINT1 (refer to CAN Interrupt Status Register for the condition) Reset type: SYSRSn |
| 0 | INT0_FLG | R | 0h | CANINT0 Flag 0 No interrupt generated 1 Interrupt is generated due to CANINT0 (refer to CAN Interrupt Status Register for the condition) Reset type: SYSRSn |

17.15.2.11 CAN_GLB_INT_CLR Register (Offset (x8) = B0h, Offset (x16) = 58h) [Reset = 00000000h]

CAN_GLB_INT_CLR is shown in [Figure 17-32](#) and described in [Table 17-20](#).

Return to the [Summary Table](#).

This register is used to clear the interrupt to the PIE.

Figure 17-32. CAN_GLB_INT_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|--------------|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | INT1_FLG_CLR | INT0_FLG_CLR |
| R-0h | | | | | | W-0h | W-0h |

Table 17-20. CAN_GLB_INT_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | INT1_FLG_CLR | W | 0h | Global Interrupt flag clear for CANINT1 0 No effect 1 Write 1 to clear the corresponding bit of the Global Interrupt Flag Register and allow the PIE to receive another interrupt from CANINT1. Reset type: SYSRSn |
| 0 | INT0_FLG_CLR | W | 0h | Global Interrupt flag clear for CANINT0 0 No effect 1 Write 1 to clear the corresponding bit of the Global Interrupt Flag Register and allow the PIE to receive another interrupt from CANINT0. Reset type: SYSRSn |

17.15.2.12 CAN_ABOTR Register (Offset (x8) = 100h, Offset (x16) = 80h) [Reset = 00000000h]

CAN_ABOTR is shown in Figure 17-33 and described in Table 17-21.

Return to the [Summary Table](#).

This register is used to introduce a variable delay before the Bus-off recovery sequence is started.

Figure 17-33. CAN_ABOTR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ABO_Time | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-21. CAN_ABOTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-0 | ABO_Time | R/W | 0h | <p>Auto-Bus-On Timer</p> <p>Number of clock cycles before a Bus-Off recovery sequence is started by clearing the Init bit. 'Clock' refers to the input clock to the CAN module. This function has to be enabled by setting bit ABO in CAN Control Register.</p> <p>The Auto-Bus-On timer is realized by a 32-bit counter which starts to count down to zero when the module goes Bus-Off. The counter will be reloaded with the preload value of the ABO Time register after this phase.</p> <p>NOTE: On write access to the CAN Control register while Auto-Bus-On timer is running, the Auto-Bus-On procedure will be aborted.</p> <p>NOTE: During Debug mode, running Auto-Bus-On timer will be paused.</p> <p>Reset type: SYSRSn</p> |

17.15.2.13 CAN_TXRQ_X Register (Offset (x8) = 108h, Offset (x16) = 84h) [Reset = 00000000h]

CAN_TXRQ_X is shown in [Figure 17-34](#) and described in [Table 17-22](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN Transmission Request 21 Register (CAN_TXRQ_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the TxRqst bits of these message objects is set, the corresponding bit in this register will be set.

Figure 17-34. CAN_TXRQ_X Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|------------|----|------------|----|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | TxRqstReg2 | | TxRqstReg1 | |
| R-0h | | | | R-0h | | R-0h | |

Table 17-22. CAN_TXRQ_X Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-4 | RESERVED | R | 0h | Reserved |
| 3-2 | TxRqstReg2 | R | 0h | Transmit Request Register 2 flag: Bit 2 represents byte 2 of CAN_TXRQ_21. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_TXRQ_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn |
| 1-0 | TxRqstReg1 | R | 0h | Transmit Request Register 1 flag: Bit 0 represents byte 0 of CAN_TXRQ_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_TXRQ_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn |

17.15.2.14 CAN_TXRQ_21 Register (Offset (x8) = 110h, Offset (x16) = 88h) [Reset = 00000000h]

CAN_TXRQ_21 is shown in [Figure 17-35](#) and described in [Table 17-23](#).

Return to the [Summary Table](#).

This register holds the TxRqst bits of the mailboxes. By reading out these bits, the CPU can check for pending transmission requests. The TxRqst bit in a specific mailbox can be set/reset by the CPU via the IF1/IF2 message interface registers, or by the message handler after reception of a remote frame or after a successful transmission.

Figure 17-35. CAN_TXRQ_21 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| TxRqst | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-23. CAN_TXRQ_21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 31-0 | TxRqst | R | 0h | <p>Transmission Request Bits (for all message objects) 0 No transmission has been requested for this message object. 1 The transmission of this message object is requested and is not yet done. Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32 Reset type: SYSRSn</p> |

17.15.2.15 CAN_NDAT_X Register (Offset (x8) = 130h, Offset (x16) = 98h) [Reset = 00000000h]

CAN_NDAT_X is shown in [Figure 17-36](#) and described in [Table 17-24](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN New Data 21 Register (CAN_NDAT_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the NewDat bits of these mailboxes are set, the corresponding bit in this register will be set.

Figure 17-36. CAN_NDAT_X Register

| | | | | | | | |
|----------|----|----|----|------------|----|------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | NewDatReg2 | | NewDatReg1 | |
| R-0h | | | | R-0h | | R-0h | |

Table 17-24. CAN_NDAT_X Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-4 | RESERVED | R | 0h | Reserved |
| 3-2 | NewDatReg2 | R | 0h | New Data Register 2 flag: Bit 2 represents byte 2 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn |
| 1-0 | NewDatReg1 | R | 0h | New Data Register 1 flag: Bit 0 represents byte 0 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn |

17.15.2.16 CAN_NDAT_21 Register (Offset (x8) = 138h, Offset (x16) = 9Ch) [Reset = 00000000h]

CAN_NDAT_21 is shown in [Figure 17-37](#) and described in [Table 17-25](#).

Return to the [Summary Table](#).

This register holds the NewDat bits of all mailboxes. By reading out the NewDat bits, the CPU can check for which mailboxes the data portion was updated. The NewDat bit of a specific mailbox can be set/reset by the CPU via the IFx 'Message Interface' Registers or by the Message Handler after reception of a Data Frame or after a successful transmission.

Figure 17-37. CAN_NDAT_21 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NewDat | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-25. CAN_NDAT_21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | NewDat | R | 0h | New Data Bits (for all message objects) 0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU. 1 The message handler or the CPU has written new data into the data portion of this message object. Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32 Reset type: SYSRSn |

17.15.2.17 CAN_IPEN_X Register (Offset (x8) = 158h, Offset (x16) = ACh) [Reset = 00000000h]

CAN_IPEN_X is shown in [Figure 17-38](#) and described in [Table 17-26](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN Interrupt Pending 21 Register (CAN_IPEN_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the IntPnd bits of these mailboxes are set, the corresponding bit in this register will be set.

Figure 17-38. CAN_IPEN_X Register

| | | | | | | | |
|----------|----|----|----|------------|----|------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | IntPndReg2 | | IntPndReg1 | |
| R-0h | | | | R-0h | | R-0h | |

Table 17-26. CAN_IPEN_X Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-4 | RESERVED | R | 0h | Reserved |
| 3-2 | IntPndReg2 | R | 0h | Interrupt Pending Register 2 flag: Bit 2 represents byte 2 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn |
| 1-0 | IntPndReg1 | R | 0h | Interrupt Pending Register 1 flag: Bit 0 represents byte 0 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn |

17.15.2.18 CAN_IPEN_21 Register (Offset (x8) = 160h, Offset (x16) = B0h) [Reset = 00000000h]

CAN_IPEN_21 is shown in [Figure 17-39](#) and described in [Table 17-27](#).

Return to the [Summary Table](#).

This register holds the IntPnd bits of the mailboxes. By reading out these bits, the CPU can check for pending interrupts in the mailboxes. The IntPnd bit of a specific mailbox can be set/reset by the CPU via the IF1/IF2 interface register sets, or by the message handler after a reception or a successful transmission.

Figure 17-39. CAN_IPEN_21 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IntPnd | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-27. CAN_IPEN_21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 31-0 | IntPnd | R | 0h | <p>Interrupt Pending bits: This register contains the bits that indicate the pending interrupts in each one of the 32 mailboxes.</p> <p>0 This mailbox is not the source of an interrupt.</p> <p>1 This mailbox is the source of an interrupt.</p> <p>Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32</p> <p>Reset type: SYSRSn</p> |

17.15.2.19 CAN_MVAL_X Register (Offset (x8) = 180h, Offset (x16) = C0h) [Reset = 00000000h]

CAN_MVAL_X is shown in [Figure 17-40](#) and described in [Table 17-28](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN Message Valid 2_1 Register (CAN_MVAL_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the MsgVal bits of these mailboxes are set, the corresponding bit in this register will be set.

Figure 17-40. CAN_MVAL_X Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|------------|----|------------|----|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | MsgValReg2 | | MsgValReg1 | |
| R-0h | | | | | | | |

Table 17-28. CAN_MVAL_X Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-4 | RESERVED | R | 0h | Reserved |
| 3-2 | MsgValReg2 | R | 0h | Message Valid Register 2 flag: Bit 2 represents byte 2 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn |
| 1-0 | MsgValReg1 | R | 0h | Message Valid Register 1 flag: Bit 0 represents byte 0 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn |

17.15.2.20 CAN_MVAL_21 Register (Offset (x8) = 188h, Offset (x16) = C4h) [Reset = 00000000h]

CAN_MVAL_21 is shown in [Figure 17-41](#) and described in [Table 17-29](#).

Return to the [Summary Table](#).

This registers hold the MsgVal bits of all mailboxes. By reading out the MsgVal bits, the CPU can check which mailbox is valid. The MsgVal bit of a specific mailbox can be set/reset by the CPU via the IF1/2 'Message Interface' Registers.

Figure 17-41. CAN_MVAL_21 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MsgValReg | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-29. CAN_MVAL_21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 31-0 | MsgValReg | R | 0h | Message Valid Bits (for all message objects) 0 This message object is ignored by the message handler. 1 This message object is configured and will be considered by the message handler. Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32 Reset type: SYSRSn |

17.15.2.21 CAN_IP_MUX21 Register (Offset (x8) = 1B0h, Offset (x16) = D8h) [Reset = 00000000h]

CAN_IP_MUX21 is shown in [Figure 17-42](#) and described in [Table 17-30](#).

Return to the [Summary Table](#).

The IntMux bit determines for each mailbox, which of the two interrupt lines (CANINT0 or CANINT1) will be asserted when the IntPnd bit of that mailbox is set. Both interrupt lines can be globally enabled or disabled by setting or clearing IE0 and IE1 bits in CAN Control Register. This will also affect the INT0ID or INT1ID flags in the Interrupt Register.

Figure 17-42. CAN_IP_MUX21 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| IntMux | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-30. CAN_IP_MUX21 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | IntMux | R/W | 0h | <p>Interrupt Mux bits: 0 CANINT0 line is active if corresponding IntPnd flag is one. 1 CANINT1 line is active if corresponding IntPnd flag is one. Note: Bit 0 is for mailbox 32, Bit 1 is for mailbox 1, Bit 2 is for mailbox 2,..., Bit 31 is for mailbox 31 Reset type: SYSRSn</p> |

17.15.2.22 CAN_IF1CMD Register (Offset (x8) = 200h, Offset (x16) = 100h) [Reset = 00000001h]

CAN_IF1CMD is shown in [Figure 17-43](#) and described in [Table 17-31](#).

Return to the [Summary Table](#).

The IF1/IF2 Command Registers configure and initiate the transfer between the IF1/IF2 Register sets and the Message RAM. It is configurable which portions of the message object should be transferred. A transfer is started when the CPU writes the message number to bits [7:0] of the IF1/IF2 Command Register. With this write operation, the Busy bit is automatically set to '1' to indicate that a transfer is in progress. After 4 to 14 clock cycles, the transfer between the Interface Register and the Message RAM will be completed and the Busy bit is cleared. The maximum number of cycles is needed when the message transfer coincides with a CAN message transmission, acceptance filtering, or message storage.

If the CPU writes to both IF1/IF2 Command Registers consecutively (request of a second transfer while first transfer is still in progress), the second transfer will start after the first one has been completed. The following points must be borne in mind while writing to this register: (1) Do not write zeros to the whole register. (2) Write to the register in a single 32-bit write or write the upper 16-bits before writing to the lower 16-bits.

Note: While Busy bit is one, IF1/IF2 Register sets are write protected.

Note: For debug support, the auto clear functionality of the IF1/IF2 Command Registers (clear of DMAActive flag by R/W, for devices with DMA support) is disabled during Debug/Suspend mode.

Note: If an invalid Message Number is written to bits [7:0] of the IF1/IF2 Command Register, the Message Handler may access an implemented (valid) message object instead.

Figure 17-43. CAN_IF1CMD Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|---------|-----------|--------|--------|--------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DIR | Mask | Arb | Control | ClrlntPnd | TXRQST | DATA_A | DATA_B |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Busy | RESERVED | RESERVED | | | | | |
| R-0h | R/W-0h | R-0h | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MSG_NUM | | | | | | | |
| R/W-1h | | | | | | | |

Table 17-31. CAN_IF1CMD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23 | DIR | R/W | 0h | <p>Write/Read</p> <p>0 Direction = Read: Transfer direction is from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. That is, transfer data from the mailbox into the selected IF1/IF2 Message Buffer Registers.</p> <p>1 Direction = Write: Transfer direction is from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). That is, transfer data from the selected IF1/IF2 Message Buffer Registers to the mailbox.</p> <p>The other bits of IF1/IF2 Command Mask Register have different functions depending on the transfer direction.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |

Table 17-31. CAN_IF1CMD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|---|
| 22 | Mask | R/W | 0h | <p>Access Mask Bits 0 Mask bits will not be changed 1 (Direction = Read): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. 1 (Direction = Write): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 21 | Arb | R/W | 0h | <p>Access Arbitration Bits 0 Arbitration bits will not be changed 1 (Direction = Read): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 20 | Control | R/W | 0h | <p>Access control bits. If the TxRqst/NewDat bit in this register(Bit [18]) is set, the TxRqst/NewDat bit in the IF1 message control register will be ignored. 0 Control bits will not be changed. 1 (Direction = Read): The message control bits will be transferred from the message object addressed by message number (Bits [7:0]) to the IF1 register set. 1 (Direction = Write): The message control bits will be transferred from the IF1 register set to the message object addressed by message number (Bits [7:0]). Note: This bit is write protected by the Busy bit. Reset type: SYSRSn</p> |
| 19 | ClrlntPnd | R/W | 0h | <p>Clear Interrupt Pending Bit 0 IntPnd bit will not be changed 1 (Direction = Read): Clears IntPnd bit in the message object. 1 (Direction = Write): This bit is ignored. Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 18 | TXRQST | R/W | 0h | <p>Access Transmission Request (TxRqst) / New Data (NewDat) Bit 0 (Direction = Read): NewDat bit will not be changed. 0 (Direction = Write): TxRqst/NewDat bit will be handled according to the Control bit. 1 (Direction = Read): Clears NewDat bit in the message object. 1 (Direction = Write): Sets TxRqst/NewDat in message object. Note: If a CAN transmission is requested by setting TxRqst/NewDat in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in IF1/IF2 Message Control Register. Note: A read access to a message object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1/IF2 Message Control Register always reflect the status before resetting them. Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |

Table 17-31. CAN_IF1CMD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 17 | DATA_A | R/W | 0h | Access Data Bytes 0-3 0 Data Bytes 0-3 will not be changed. 1 (Direction = Read): The Data Bytes 0-3 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Data Bytes 0-3 will be transferred from the IF1/IF2 Register set to the message object addressed by the Message Number (Bits [7:0]). Note: The duration of the message transfer is independent of the number of bytes to be transferred. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 16 | DATA_B | R/W | 0h | Access Data Bytes 4-7 0 Data Bytes 4-7 will not be changed. 1 (Direction = Read): The Data Bytes 4-7 will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Data Bytes 4-7 will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: The duration of the message transfer is independent of the number of bytes to be transferred. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 15 | Busy | R | 0h | Busy Flag 0 No transfer between IF1/IF2 Register Set and Message RAM is in progress. 1 Transfer between IF1/IF2 Register Set and Message RAM is in progress. This bit is set to one after the message number has been written to bits [7:0]. IF1/IF2 Register Set will be write protected. The bit is cleared after read/write action has been finished. Reset type: SYSRSn |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13-8 | RESERVED | R | 0h | Reserved |
| 7-0 | MSG_NUM | R/W | 1h | Number of message object in Message RAM which is used for data transfer 0x00 Invalid message number 0x01-0x20 Valid message numbers 0x21-0xFF Invalid message numbers Note: This bit is write protected by Busy bit. Reset type: SYSRSn |

17.15.2.23 CAN_IF1MSK Register (Offset (x8) = 208h, Offset (x16) = 104h) [Reset = FFFFFFFFh]

CAN_IF1MSK is shown in [Figure 17-44](#) and described in [Table 17-32](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Mask Registers mirror the mask bits of a message object.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

Figure 17-44. CAN_IF1MSK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|----------|---------------|---------------|---------------|----|----|
| MXtd | MDir | RESERVED | | | Msk | | |
| R/W-1h | R/W-1h | R-1h | | | R/W-1FFFFFFFh | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | Msk | | | |
| | | | | R/W-1FFFFFFFh | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | Msk | | | | |
| | | | R/W-1FFFFFFFh | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | Msk | | | | |
| | | | R/W-1FFFFFFFh | | | | |

Table 17-32. CAN_IF1MSK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-----------|---|
| 31 | MXtd | R/W | 1h | Mask Extended Identifier 0 The extended identifier bit (Xtd) has no effect on the acceptance filtering. 1 The extended identifier bit (Xtd) is used for acceptance filtering. When 11-bit ('standard') identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 30 | MDir | R/W | 1h | Mask Message Direction 0 The message direction bit (Dir) has no effect on the acceptance filtering. 1 The message direction bit (Dir) is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 29 | RESERVED | R | 1h | Reserved |
| 28-0 | Msk | R/W | 1FFFFFFFh | Identifier Mask- 0 The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1 The corresponding bit in the identifier of the message object is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |

17.15.2.24 CAN_IF1ARB Register (Offset (x8) = 210h, Offset (x16) = 108h) [Reset = 00000000h]

CAN_IF1ARB is shown in [Figure 17-45](#) and described in [Table 17-33](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Arbitration Registers mirror the arbitration bits of a message object. The Arbitration bits ID[28:0], Xtd, and Dir are used to define the identifier and type of outgoing messages and (together with the Mask bits Msk[28:0], MXtd, and MDir) for acceptance filtering of incoming messages.

A received message is stored into the valid message object with matching identifier and Direction = receive (Data Frame) or Direction = transmit (Remote Frame).

Extended frames can be stored only in message objects with Xtd = one, standard frames in message objects with Xtd = zero.

If a received message (Data Frame or Remote Frame) matches more than one valid message objects, it is stored into the one with the lowest message number.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

Figure 17-45. CAN_IF1ARB Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|----|--------|--------|----|----|
| MsgVal | Xtd | Dir | | | ID | | |
| R/W-0h | R/W-0h | R/W-0h | | | R/W-0h | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | ID | | | |
| | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | ID | | | |
| | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | ID | | | |
| | | | | R/W-0h | | | |

Table 17-33. CAN_IF1ARB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | MsgVal | R/W | 0h | Message Valid 0 The mailbox is disabled. (The message object is ignored by the message handler). 1 The mailbox is enabled. (The message object is to be used by the message handler). The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets the Init bit in the CAN Control Register. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 30 | Xtd | R/W | 0h | Extended Identifier 0 The 11-bit ('standard') Identifier is used for this message object. 1 The 29-bit ('extended') Identifier is used for this message object. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |

Table 17-33. CAN_IF1ARB Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 29 | Dir | R/W | 0h | <p>Message Direction</p> <p>0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, that frame is stored in this message object.</p> <p>1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one).</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 28-0 | ID | R/W | 0h | <p>Message Identifier</p> <p>ID[28:0] 29-bit Identifier ('Extended Frame')</p> <p>ID[28:18] 11-bit Identifier ('Standard Frame')</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |

17.15.2.25 CAN_IF1MCTL Register (Offset (x8) = 218h, Offset (x16) = 10Ch) [Reset = 00000000h]

CAN_IF1MCTL is shown in [Figure 17-46](#) and described in [Table 17-34](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Message Control Registers mirror the message control bits of a message object. This register has control/status bits pertaining to interrupts, acceptance mask, remote frames and FIFO option.

Figure 17-46. CAN_IF1MCTL Register

| | | | | | | | |
|----------|----------|--------|--------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NewDat | MsgLst | IntPnd | UMask | TxE | RxE | RmtEn | TxRqst |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EoB | RESERVED | | | DLC | | | |
| R/W-0h | R-0h | | | R/W-0h | | | |

Table 17-34. CAN_IF1MCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | NewDat | R/W | 0h | <p>New Data</p> <p>0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.</p> <p>1 The message handler or the CPU has written new data into the data portion of this message object.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 14 | MsgLst | R/W | 0h | <p>Message Lost (only valid for message objects with direction = receive)</p> <p>0 No message lost since the last time when this bit was reset by the CPU.</p> <p>1 The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 13 | IntPnd | R/W | 0h | <p>Interrupt Pending</p> <p>0 This message object is not the source of an interrupt.</p> <p>1 This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 12 | UMask | R/W | 0h | <p>Use Acceptance Mask</p> <p>0 Mask ignored</p> <p>1 Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering</p> <p>If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |

Table 17-34. CAN_IF1MCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 11 | TxIE | R/W | 0h | <p>Transmit Interrupt Enable 0 IntPnd will not be triggered after the successful transmission of a frame. 1 IntPnd will be triggered after the successful transmission of a frame.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 10 | RxE | R/W | 0h | <p>Receive Interrupt Enable 0 IntPnd will not be triggered after the successful reception of a frame. 1 IntPnd will be triggered after the successful reception of a frame.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 9 | RmtEn | R/W | 0h | <p>Remote Enable 0 At the reception of a remote frame, TxRqst is not changed. 1 At the reception of a remote frame, TxRqst is set.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 8 | TxRqst | R/W | 0h | <p>Transmit Request 0 This message object is not waiting for a transmission. 1 The transmission of this message object is requested and is not yet done.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 7 | EoB | R/W | 0h | <p>End of Block 0 The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1 The message object is a single message object or the last message object in a FIFO Buffer Block.</p> <p>Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 6-4 | RESERVED | R | 0h | Reserved |
| 3-0 | DLC | R/W | 0h | <p>Data length code 0-8 Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes.</p> <p>Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |

17.15.2.26 CAN_IF1DATA Register (Offset (x8) = 220h, Offset (x16) = 110h) [Reset = 00000000h]

CAN_IF1DATA is shown in [Figure 17-47](#) and described in [Table 17-35](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

Figure 17-47. CAN_IF1DATA Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|---|---|---|---|---|---|---|---|---|---|
| Data_3 | | | | | | | Data_2 | | | | | | | Data_1 | | | | | | | Data_0 | | | | | | | | | | |
| R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | | | | |

Table 17-35. CAN_IF1DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|-----------------------------------|
| 31-24 | Data_3 | R/W | 0h | Data Byte 3 Reset type: SYSRSn |
| 23-16 | Data_2 | R/W | 0h | Data Byte 2 Reset type: SYSRSn |
| 15-8 | Data_1 | R/W | 0h | Data Byte 1 Reset type: SYSRSn |
| 7-0 | Data_0 | R/W | 0h | Data Byte 0 Reset type: SYSRSn |

17.15.2.27 CAN_IF1DATB Register (Offset (x8) = 228h, Offset (x16) = 114h) [Reset = 00000000h]

CAN_IF1DATB is shown in [Figure 17-48](#) and described in [Table 17-36](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

Figure 17-48. CAN_IF1DATB Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|---|---|---|---|---|---|---|---|---|---|
| Data_7 | | | | | | | Data_6 | | | | | | | Data_5 | | | | | | | Data_4 | | | | | | | | | | |
| R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | | | | |

Table 17-36. CAN_IF1DATB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|-----------------------------------|
| 31-24 | Data_7 | R/W | 0h | Data Byte 7 Reset type: SYSRSn |
| 23-16 | Data_6 | R/W | 0h | Data Byte 6 Reset type: SYSRSn |
| 15-8 | Data_5 | R/W | 0h | Data Byte 5 Reset type: SYSRSn |
| 7-0 | Data_4 | R/W | 0h | Data Byte 4 Reset type: SYSRSn |

17.15.2.28 CAN_IF2CMD Register (Offset (x8) = 240h, Offset (x16) = 120h) [Reset = 00000001h]

CAN_IF2CMD is shown in [Figure 17-49](#) and described in [Table 17-37](#).

Return to the [Summary Table](#).

The IF1/IF2 Command Registers configure and initiate the transfer between the IF1/IF2 Register sets and the Message RAM. It is configurable which portions of the message object should be transferred. A transfer is started when the CPU writes the message number to bits [7:0] of the IF1/IF2 Command Register. With this write operation, the Busy bit is automatically set to '1' to indicate that a transfer is in progress. After 4 to 14 clock cycles, the transfer between the Interface Register and the Message RAM will be completed and the Busy bit is cleared. The maximum number of cycles is needed when the message transfer coincides with a CAN message transmission, acceptance filtering, or message storage.

If the CPU writes to both IF1/IF2 Command Registers consecutively (request of a second transfer while first transfer is still in progress), the second transfer will start after the first one has been completed. The following points must be borne in mind while writing to this register: (1) Do not write zeros to the whole register. (2) Write to the register in a single 32-bit write or write the upper 16-bits before writing to the lower 16-bits.

Note: While Busy bit is one, IF1/IF2 Register sets are write protected.

Note: For debug support, the auto clear functionality of the IF1/IF2 Command Registers (clear of DMAActive flag by R/W, for devices with DMA support) is disabled during Debug/Suspend mode.

Note: If an invalid Message Number is written to bits [7:0] of the IF1/IF2 Command Register, the Message Handler may access an implemented (valid) message object instead.

Figure 17-49. CAN_IF2CMD Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|---------|-----------|--------|--------|--------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DIR | Mask | Arb | Control | ClrlntPnd | TxRqst | DATA_A | DATA_B |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Busy | RESERVED | RESERVED | | | | | |
| R-0h | R/W-0h | R-0h | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MSG_NUM | | | | | | | |
| R/W-1h | | | | | | | |

Table 17-37. CAN_IF2CMD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23 | DIR | R/W | 0h | <p>Write/Read</p> <p>0 Direction = Read: Transfer direction is from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. That is, transfer data from the mailbox into the selected IF1/IF2 Message Buffer Registers.</p> <p>1 Direction = Write: Transfer direction is from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). That is, transfer data from the selected IF1/IF2 Message Buffer Registers to the mailbox.</p> <p>The other bits of IF1/IF2 Command Mask Register have different functions depending on the transfer direction.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |

Table 17-37. CAN_IF2CMD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|---|
| 22 | Mask | R/W | 0h | <p>Access Mask Bits 0 Mask bits will not be changed 1 (Direction = Read): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. 1 (Direction = Write): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 21 | Arb | R/W | 0h | <p>Access Arbitration Bits 0 Arbitration bits will not be changed 1 (Direction = Read): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 20 | Control | R/W | 0h | <p>Access control bits. If the TxRqst/NewDat bit in this register(Bit [18]) is set, the TxRqst/NewDat bit in the IF1 message control register will be ignored. 0 Control bits will not be changed. 1 (Direction = Read): The message control bits will be transferred from the message object addressed by message number (Bits [7:0]) to the IF1 register set. 1 (Direction = Write): The message control bits will be transferred from the IF1 register set to the message object addressed by message number (Bits [7:0]). Note: This bit is write protected by the Busy bit. Reset type: SYSRSn</p> |
| 19 | ClrlntPnd | R/W | 0h | <p>Clear Interrupt Pending Bit 0 IntPnd bit will not be changed 1 (Direction = Read): Clears IntPnd bit in the message object. 1 (Direction = Write): This bit is ignored. Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 18 | TxRqst | R/W | 0h | <p>Access Transmission Request (TxRqst) / New Data (NewDat) Bit 0 (Direction = Read): NewDat bit will not be changed. 0 (Direction = Write): TxRqst/NewDat bit will be handled according to the Control bit. 1 (Direction = Read): Clears NewDat bit in the message object. 1 (Direction = Write): Sets TxRqst/NewDat in message object. Note: If a CAN transmission is requested by setting TxRqst/NewDat in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in IF1/IF2 Message Control Register. Note: A read access to a message object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1/IF2 Message Control Register always reflect the status before resetting them. Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |

Table 17-37. CAN_IF2CMD Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 17 | DATA_A | R/W | 0h | Access Data Bytes 0-3 0 Data Bytes 0-3 will not be changed. 1 (Direction = Read): The Data Bytes 0-3 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Data Bytes 0-3 will be transferred from the IF1/IF2 Register set to the message object addressed by the Message Number (Bits [7:0]). Note: The duration of the message transfer is independent of the number of bytes to be transferred. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 16 | DATA_B | R/W | 0h | Access Data Bytes 4-7 0 Data Bytes 4-7 will not be changed. 1 (Direction = Read): The Data Bytes 4-7 will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Data Bytes 4-7 will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: The duration of the message transfer is independent of the number of bytes to be transferred. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 15 | Busy | R | 0h | Busy Flag 0 No transfer between IF1/IF2 Register Set and Message RAM is in progress. 1 Transfer between IF1/IF2 Register Set and Message RAM is in progress. This bit is set to one after the message number has been written to bits [7:0]. IF1/IF2 Register Set will be write protected. The bit is cleared after read/write action has been finished. Reset type: SYSRSn |
| 14 | RESERVED | R/W | 0h | Reserved |
| 13-8 | RESERVED | R | 0h | Reserved |
| 7-0 | MSG_NUM | R/W | 1h | Number of message object in Message RAM which is used for data transfer 0x00 Invalid message number 0x01-0x20 Valid message numbers 0x21-0xFF Invalid message numbers Note: This bit is write protected by Busy bit. Reset type: SYSRSn |

17.15.2.29 CAN_IF2MSK Register (Offset (x8) = 248h, Offset (x16) = 124h) [Reset = FFFFFFFFh]

CAN_IF2MSK is shown in [Figure 17-50](#) and described in [Table 17-38](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Mask Registers mirror the mask bits of a message object.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

Figure 17-50. CAN_IF2MSK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|----------|---------------|---------------|---------------|----|----|
| MXtd | MDir | RESERVED | | | Msk | | |
| R/W-1h | R/W-1h | R-1h | | | R/W-1FFFFFFFh | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | Msk | | | |
| | | | | R/W-1FFFFFFFh | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | Msk | | | | |
| | | | R/W-1FFFFFFFh | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | Msk | | | | |
| | | | R/W-1FFFFFFFh | | | | |

Table 17-38. CAN_IF2MSK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-----------|---|
| 31 | MXtd | R/W | 1h | Mask Extended Identifier 0 The extended identifier bit (Xtd) has no effect on the acceptance filtering. 1 The extended identifier bit (Xtd) is used for acceptance filtering. When 11-bit ('standard') identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 30 | MDir | R/W | 1h | Mask Message Direction 0 The message direction bit (Dir) has no effect on the acceptance filtering. 1 The message direction bit (Dir) is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 29 | RESERVED | R | 1h | Reserved |
| 28-0 | Msk | R/W | 1FFFFFFFh | Identifier Mask 0 The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1 The corresponding bit in the identifier of the message object is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |

17.15.2.30 CAN_IF2ARB Register (Offset (x8) = 250h, Offset (x16) = 128h) [Reset = 00000000h]

CAN_IF2ARB is shown in [Figure 17-51](#) and described in [Table 17-39](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Arbitration Registers mirror the arbitration bits of a message object. The Arbitration bits ID[28:0], Xtd, and Dir are used to define the identifier and type of outgoing messages and (together with the Mask bits Msk[28:0], MXtd, and MDir) for acceptance filtering of incoming messages.

A received message is stored into the valid message object with matching identifier and Direction = receive (Data Frame) or Direction = transmit (Remote Frame).

Extended frames can be stored only in message objects with Xtd = one, standard frames in message objects with Xtd = zero.

If a received message (Data Frame or Remote Frame) matches more than one valid message objects, it is stored into the one with the lowest message number.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

Figure 17-51. CAN_IF2ARB Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|----|--------|--------|----|----|
| MsgVal | Xtd | Dir | | | ID | | |
| R/W-0h | R/W-0h | R/W-0h | | | R/W-0h | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | ID | | | |
| | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | ID | | | |
| | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | ID | | | |
| | | | | R/W-0h | | | |

Table 17-39. CAN_IF2ARB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | MsgVal | R/W | 0h | Message Valid 0 The mailbox is disabled. (The message object is ignored by the message handler). 1 The mailbox is enabled. (The message object is to be used by the message handler). The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets the Init bit in the CAN Control Register. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |
| 30 | Xtd | R/W | 0h | Extended Identifier 0 The 11-bit ('standard') Identifier is used for this message object. 1 The 29-bit ('extended') Identifier is used for this message object. Note: This bit is write protected by Busy bit. Reset type: SYSRSn |

Table 17-39. CAN_IF2ARB Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 29 | Dir | R/W | 0h | <p>Message Direction</p> <p>0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, that frame is stored in this message object.</p> <p>1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one).</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 28-0 | ID | R/W | 0h | <p>Message Identifier</p> <p>ID[28:0] 29-bit Identifier ('Extended Frame')</p> <p>ID[28:18] 11-bit Identifier ('Standard Frame')</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |

17.15.2.31 CAN_IF2MCTL Register (Offset (x8) = 258h, Offset (x16) = 12Ch) [Reset = 00000000h]

CAN_IF2MCTL is shown in [Figure 17-52](#) and described in [Table 17-40](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Message Control Registers mirror the message control bits of a message object. This register has control/status bits pertaining to interrupts, acceptance mask, remote frames and FIFO option.

Figure 17-52. CAN_IF2MCTL Register

| | | | | | | | |
|----------|----------|--------|--------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NewDat | MsgLst | IntPnd | UMask | TxE | RxE | RmtEn | TxRqst |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EoB | RESERVED | | | DLC | | | |
| R/W-0h | R-0h | | | R/W-0h | | | |

Table 17-40. CAN_IF2MCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | NewDat | R/W | 0h | <p>New Data</p> <p>0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.</p> <p>1 The message handler or the CPU has written new data into the data portion of this message object.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 14 | MsgLst | R/W | 0h | <p>Message Lost (only valid for message objects with direction = receive)</p> <p>0 No message lost since the last time when this bit was reset by the CPU.</p> <p>1 The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 13 | IntPnd | R/W | 0h | <p>Interrupt Pending</p> <p>0 This message object is not the source of an interrupt.</p> <p>1 This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |
| 12 | UMask | R/W | 0h | <p>Use Acceptance Mask</p> <p>0 Mask ignored</p> <p>1 Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering</p> <p>If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p> |

Table 17-40. CAN_IF2MCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 11 | TxIE | R/W | 0h | <p>Transmit Interrupt Enable 0 IntPnd will not be triggered after the successful transmission of a frame. 1 IntPnd will be triggered after the successful transmission of a frame.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 10 | RxE | R/W | 0h | <p>Receive Interrupt Enable 0 IntPnd will not be triggered after the successful reception of a frame. 1 IntPnd will be triggered after the successful reception of a frame.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 9 | RmtEn | R/W | 0h | <p>Remote Enable 0 At the reception of a remote frame, TxRqst is not changed. 1 At the reception of a remote frame, TxRqst is set.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 8 | TxRqst | R/W | 0h | <p>Transmit Request 0 This message object is not waiting for a transmission. 1 The transmission of this message object is requested and is not yet done.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 7 | EoB | R/W | 0h | <p>End of Block 0 The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1 The message object is a single message object or the last message object in a FIFO Buffer Block.</p> <p>Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |
| 6-4 | RESERVED | R | 0h | Reserved |
| 3-0 | DLC | R/W | 0h | <p>Data length code 0-8 Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes.</p> <p>Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.</p> <p>Note: This bit is write protected by Busy bit. Reset type: SYSRSn</p> |

17.15.2.32 CAN_IF2DATA Register (Offset (x8) = 260h, Offset (x16) = 130h) [Reset = 00000000h]

CAN_IF2DATA is shown in [Figure 17-53](#) and described in [Table 17-41](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

Figure 17-53. CAN_IF2DATA Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|---|---|---|---|---|---|---|---|---|---|
| Data_3 | | | | | | | Data_2 | | | | | | | Data_1 | | | | | | | Data_0 | | | | | | | | | | |
| R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | | | | |

Table 17-41. CAN_IF2DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|-----------------------------------|
| 31-24 | Data_3 | R/W | 0h | Data Byte 3 Reset type: SYSRSn |
| 23-16 | Data_2 | R/W | 0h | Data Byte 2 Reset type: SYSRSn |
| 15-8 | Data_1 | R/W | 0h | Data Byte 1 Reset type: SYSRSn |
| 7-0 | Data_0 | R/W | 0h | Data Byte 0 Reset type: SYSRSn |

17.15.2.33 CAN_IF2DATB Register (Offset (x8) = 268h, Offset (x16) = 134h) [Reset = 00000000h]

CAN_IF2DATB is shown in [Figure 17-54](#) and described in [Table 17-42](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

Figure 17-54. CAN_IF2DATB Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|----|----|----|----|----|----|--------|---|---|---|---|---|---|---|---|---|---|
| Data_7 | | | | | | | Data_6 | | | | | | | Data_5 | | | | | | | Data_4 | | | | | | | | | | |
| R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | R/W-0h | | | | | | | | | | |

Table 17-42. CAN_IF2DATB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|-----------------------------------|
| 31-24 | Data_7 | R/W | 0h | Data Byte 7 Reset type: SYSRSn |
| 23-16 | Data_6 | R/W | 0h | Data Byte 6 Reset type: SYSRSn |
| 15-8 | Data_5 | R/W | 0h | Data Byte 5 Reset type: SYSRSn |
| 7-0 | Data_4 | R/W | 0h | Data Byte 4 Reset type: SYSRSn |

17.15.2.34 CAN_IF3MSK Register (Offset (x8) = 288h, Offset (x16) = 144h) [Reset = FFFFFFFFh]

CAN_IF3MSK is shown in [Figure 17-55](#) and described in [Table 17-43](#).

Return to the [Summary Table](#).

This register provides a window to the acceptance mask for the chosen mailbox.

Figure 17-55. CAN_IF3MSK Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|------|----------|----|-------------|-------------|----|----|
| MXtd | MDir | RESERVED | | | Msk | | |
| R-1h | R-1h | R-1h | | | R-1FFFFFFFh | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | Msk | | | |
| | | | | R-1FFFFFFFh | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | Msk | | | |
| | | | | R-1FFFFFFFh | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | Msk | | | |
| | | | | R-1FFFFFFFh | | | |

Table 17-43. CAN_IF3MSK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-----------|--|
| 31 | MXtd | R | 1h | Mask Extended Identifier 0 The extended identifier bit (Xtd) has no effect on the acceptance filtering. 1 The extended identifier bit (Xtd) is used for acceptance filtering. Note: When 11-bit ('standard') identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. Reset type: SYSRSn |
| 30 | MDir | R | 1h | Mask Message Direction 0 The message direction bit (Dir) has no effect on the acceptance filtering. 1 The message direction bit (Dir) is used for acceptance filtering. Reset type: SYSRSn |
| 29 | RESERVED | R | 1h | Reserved |
| 28-0 | Msk | R | 1FFFFFFFh | Identifier Mask Identifier Mask 0 The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1 The corresponding bit in the identifier of the message object is used for acceptance filtering. Identifier Mask Reset type: SYSRSn |

17.15.2.35 CAN_IF3ARB Register (Offset (x8) = 290h, Offset (x16) = 148h) [Reset = 00000000h]

CAN_IF3ARB is shown in [Figure 17-56](#) and described in [Table 17-44](#).

Return to the [Summary Table](#).

The bits of the IF3 Arbitration Register mirrors the arbitration bits of a message object.

Figure 17-56. CAN_IF3ARB Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|------|------|----|------|------|----|----|
| MsgVal | Xtd | Dir | | | ID | | |
| R-0h | R-0h | R-0h | | | R-0h | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | ID | | | |
| | | | | R-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | ID | | | |
| | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | ID | | | |
| | | | | R-0h | | | |

Table 17-44. CAN_IF3ARB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 31 | MsgVal | R | 0h | Message Valid 0 The message object is ignored by the message handler. 1 The message object is to be used by the message handler. The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. Reset type: SYSRSn |
| 30 | Xtd | R | 0h | Extended Identifier 0 The 11-bit ('standard') Identifier is used for this message object. 1 The 29-bit ('extended') Identifier is used for this message object. Reset type: SYSRSn |
| 29 | Dir | R | 0h | Message Direction 0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, that message is stored in this message object. 1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one). Reset type: SYSRSn |
| 28-0 | ID | R | 0h | Message Identifier ID[28:0] 29-bit Identifier ('Extended Frame') ID[28:18] 11-bit Identifier ('Standard Frame') Reset type: SYSRSn |

17.15.2.36 CAN_IF3MCTL Register (Offset (x8) = 298h, Offset (x16) = 14Ch) [Reset = 00000000h]

CAN_IF3MCTL is shown in [Figure 17-57](#) and described in [Table 17-45](#).

Return to the [Summary Table](#).

The bits of the IF3 Message Control Register mirrors the message control bits of a message object.

Figure 17-57. CAN_IF3MCTL Register

| | | | | | | | |
|----------|----------|--------|-------|------|------|-------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NewDat | MsgLst | IntPnd | UMask | TxE | RxE | RmtEn | TxRqst |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EoB | RESERVED | | | DLC | | | |
| R-0h | R-0h | | | R-0h | | | |

Table 17-45. CAN_IF3MCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | NewDat | R | 0h | <p>New Data</p> <p>0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.</p> <p>1 The message handler or the CPU has written new data into the data portion of this message object.</p> <p>Reset type: SYSRSn</p> |
| 14 | MsgLst | R | 0h | <p>Message Lost (only valid for message objects with direction = receive)</p> <p>0 No message lost since the last time when this bit was reset by the CPU.</p> <p>1 The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.</p> <p>Reset type: SYSRSn</p> |
| 13 | IntPnd | R | 0h | <p>Interrupt Pending</p> <p>0 This message object is not the source of an interrupt.</p> <p>1 This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.</p> <p>Reset type: SYSRSn</p> |
| 12 | UMask | R | 0h | <p>Use Acceptance Mask</p> <p>0 Mask ignored</p> <p>1 Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering</p> <p>If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.</p> <p>Reset type: SYSRSn</p> |

Table 17-45. CAN_IF3MCTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|---|
| 11 | TxIE | R | 0h | Transmit Interrupt Enable 0 IntPnd will not be triggered after the successful transmission of a frame. 1 IntPnd will be triggered after the successful transmission of a frame. Reset type: SYSRSn |
| 10 | RxE | R | 0h | Receive Interrupt Enable 0 IntPnd will not be triggered after the successful reception of a frame. 1 IntPnd will be triggered after the successful reception of a frame. Reset type: SYSRSn |
| 9 | RmtEn | R | 0h | Remote Enable 0 At the reception of a remote frame, TxRqst is not changed. 1 At the reception of a remote frame, TxRqst is set. Reset type: SYSRSn |
| 8 | TxRqst | R | 0h | Transmit Request 0 This message object is not waiting for a transmission. 1 The transmission of this message object is requested and is not yet done. Reset type: SYSRSn |
| 7 | EoB | R | 0h | End of Block 0 The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1 The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one. Reset type: SYSRSn |
| 6-4 | RESERVED | R | 0h | Reserved |
| 3-0 | DLC | R | 0h | Data length code 0-8 Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message. Reset type: SYSRSn |

17.15.2.37 CAN_IF3DATA Register (Offset (x8) = 2A0h, Offset (x16) = 150h) [Reset = 00000000h]

CAN_IF3DATA is shown in [Figure 17-58](#) and described in [Table 17-46](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message.

Figure 17-58. CAN_IF3DATA Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|--------|----|----|----|----|----|--------|----|----|----|----|----|--------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Data_3 | | | | | | Data_2 | | | | | | Data_1 | | | | | | Data_0 | | | | | | | | | | | | | |
| R-0h | | | | | | R-0h | | | | | | R-0h | | | | | | R-0h | | | | | | | | | | | | | |

Table 17-46. CAN_IF3DATA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|-----------------------------------|
| 31-24 | Data_3 | R | 0h | Data Byte 3 Reset type: SYSRSn |
| 23-16 | Data_2 | R | 0h | Data Byte 2 Reset type: SYSRSn |
| 15-8 | Data_1 | R | 0h | Data Byte 1 Reset type: SYSRSn |
| 7-0 | Data_0 | R | 0h | Data Byte 0 Reset type: SYSRSn |

17.15.2.38 CAN_IF3DATB Register (Offset (x8) = 2A8h, Offset (x16) = 154h) [Reset = 00000000h]

CAN_IF3DATB is shown in [Figure 17-59](#) and described in [Table 17-47](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message.

Figure 17-59. CAN_IF3DATB Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|--------|----|----|----|----|----|--------|----|----|----|----|----|--------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Data_7 | | | | | | Data_6 | | | | | | Data_5 | | | | | | Data_4 | | | | | | | | | | | | | |
| R-0h | | | | | | R-0h | | | | | | R-0h | | | | | | R-0h | | | | | | | | | | | | | |

Table 17-47. CAN_IF3DATB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------|------|-------|-----------------------------------|
| 31-24 | Data_7 | R | 0h | Data Byte 7 Reset type: SYSRSn |
| 23-16 | Data_6 | R | 0h | Data Byte 6 Reset type: SYSRSn |
| 15-8 | Data_5 | R | 0h | Data Byte 5 Reset type: SYSRSn |
| 7-0 | Data_4 | R | 0h | Data Byte 4 Reset type: SYSRSn |

17.15.2.39 CAN_IF3UPD Register (Offset (x8) = 2C0h, Offset (x16) = 160h) [Reset = 00000000h]

CAN_IF3UPD is shown in [Figure 17-60](#) and described in [Table 17-48](#).

Return to the [Summary Table](#).

The automatic update functionality of the IF3 register set can be configured for each message object. A message object is enabled for automatic IF3 update, if the dedicated IF3UpdEn flag is set. This means that an active NewDat flag of this message object (e.g due to reception of a CAN frame) will trigger an automatic copy of the whole message object to IF3 register set. Note: IF3 Update enable should not be set for transmit objects.

Figure 17-60. CAN_IF3UPD Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IF3UpdEn | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 17-48. CAN_IF3UPD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-0 | IF3UpdEn | R/W | 0h | IF3 Update Enabled (for all message objects) 0 Automatic IF3 update is disabled for this message object. 1 Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active. Reset type: SYSRSn |

17.15.3 CAN Registers to Driverlib Functions

Table 17-49. CAN Registers to Driverlib Functions

| File | Driverlib Function |
|-----------------|------------------------------|
| CAN_CTL | |
| can.c | CAN_initModule |
| can.c | CAN_setBitTiming |
| can.h | CAN_startModule |
| can.h | CAN_enableController |
| can.h | CAN_disableController |
| can.h | CAN_enableTestMode |
| can.h | CAN_disableTestMode |
| can.h | CAN_setInterruptionDebugMode |
| can.h | CAN_disableAutoBusOn |
| can.h | CAN_enableAutoBusOn |
| can.h | CAN_enableInterrupt |
| can.h | CAN_disableInterrupt |
| can.h | CAN_enableRetry |
| can.h | CAN_disableRetry |
| can.h | CAN_isRetryEnabled |
| CAN_ES | |
| can.c | CAN_clearInterruptStatus |
| can.h | CAN_getStatus |
| CAN_ERRC | |
| can.h | CAN_getErrorCount |
| CAN_BTR | |
| can.c | CAN_setBitTiming |

Table 17-49. CAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------------|--------------------------------|
| can.h | CAN_getBitTiming |
| CAN_INT | |
| can.h | CAN_getInterruptCause |
| CAN_TEST | |
| can.h | CAN_enableTestMode |
| can.h | CAN_disableTestMode |
| can.h | CAN_enableMemoryAccessMode |
| can.h | CAN_disableMemoryAccessMode |
| CAN_PERR | |
| - | |
| CAN_RAM_INIT | |
| can.h | CAN_initRAM |
| CAN_GLB_INT_EN | |
| can.h | CAN_enableGlobalInterrupt |
| can.h | CAN_disableGlobalInterrupt |
| CAN_GLB_INT_FLG | |
| can.h | CAN_getGlobalInterruptStatus |
| CAN_GLB_INT_CLR | |
| can.h | CAN_clearGlobalInterruptStatus |
| CAN_ABOTR | |
| can.h | CAN_setAutoBusOnTime |
| CAN_TXRQ_X | |
| - | |
| CAN_TXRQ_21 | |
| can.h | CAN_getTxRequests |
| CAN_NDAT_X | |
| - | |
| CAN_NDAT_21 | |
| can.h | CAN_getNewDataFlags |
| CAN_IPEN_X | |
| - | |
| CAN_IPEN_21 | |
| can.h | CAN_getInterruptMessageSource |
| CAN_MVAL_X | |
| - | |
| CAN_MVAL_21 | |
| can.h | CAN_getValidMessageObjects |
| CAN_IP_MUX21 | |
| can.h | CAN_getInterruptMux |
| can.h | CAN_setInterruptMux |
| CAN_IF1CMD | |
| can.c | CAN_clearInterruptStatus |
| can.c | CAN_setupMessageObject |
| can.c | CAN_sendMessage |
| can.c | CAN_sendMessage_16bit |

Table 17-49. CAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------|------------------------------|
| can.c | CAN_sendMessage_32bit |
| can.c | CAN_sendMessage_updateDLC |
| can.c | CAN_sendRemoteRequestMessage |
| can.c | CAN_transferMessage |
| can.c | CAN_clearMessage |
| can.c | CAN_disableMessageObject |
| can.c | CAN_disableAllMessageObjects |
| CAN_IF1MSK | |
| can.c | CAN_setupMessageObject |
| CAN_IF1ARB | |
| can.c | CAN_setupMessageObject |
| can.c | CAN_clearMessage |
| can.c | CAN_disableMessageObject |
| can.c | CAN_disableAllMessageObjects |
| CAN_IF1MCTL | |
| can.c | CAN_setupMessageObject |
| can.c | CAN_sendMessage |
| can.c | CAN_sendMessage_16bit |
| can.c | CAN_sendMessage_32bit |
| can.c | CAN_sendMessage_updateDLC |
| can.c | CAN_sendRemoteRequestMessage |
| CAN_IF1DATA | |
| can.c | CAN_sendMessage |
| can.c | CAN_sendMessage_16bit |
| can.c | CAN_sendMessage_32bit |
| can.c | CAN_sendMessage_updateDLC |
| CAN_IF1DATB | |
| - | See IF1DATA |
| CAN_IF2CMD | |
| can.c | CAN_readMessage |
| can.c | CAN_transferMessage |
| CAN_IF2MSK | |
| - | |
| CAN_IF2ARB | |
| can.c | CAN_readMessageWithID |
| CAN_IF2MCTL | |
| can.c | CAN_readMessage |
| CAN_IF2DATA | |
| can.c | CAN_readMessage |
| CAN_IF2DATB | |
| - | See IF2DATA |
| CAN_IF3MSK | |
| - | |
| CAN_IF3ARB | |
| - | |

Table 17-49. CAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------|--------------------|
| CAN_IF3MCTL | |
| - | |
| CAN_IF3DATA | |
| - | |
| CAN_IF3DATB | |
| - | See IF3DATA |
| CAN_IF3UPD | |
| - | |

Chapter 18

Modular Controller Area Network (MCAN)



This chapter describes the Modular Controller Area Network (MCAN). MCAN supports both classic CAN and CAN FD protocols.

| | |
|--|-------------|
| 18.1 MCAN Introduction..... | 1815 |
| 18.2 MCAN Environment..... | 1816 |
| 18.3 CAN Network Basics..... | 1817 |
| 18.4 MCAN Integration..... | 1818 |
| 18.5 MCAN Functional Description..... | 1820 |
| 18.6 Software..... | 1857 |
| 18.7 MCAN Registers..... | 1860 |

18.1 MCAN Introduction

The Controller Area Network (CAN) is a serial communications protocol that efficiently supports distributed real-time control with a high level of reliability. CAN has high immunity to electrical interference and the ability to detect various type of errors. In CAN, many short messages are broadcast to the entire network, which provides data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with flexible data-rate) protocols. The CAN FD feature allows higher throughput and increased payload per data frame. Classic CAN and CAN FD devices can coexist on the same network without any conflict provided that partial network transceivers, which can detect and ignore CAN FD without generating bus errors, are used by the classic CAN devices. The MCAN module is compliant to ISO 11898-1:2015.

Note

The availability of the CAN FD feature is dependent on the device's part number. Refer to the device data sheet for more information.

Figure 18-1 shows an overview of the MCAN module.




Figure 18-1. MCAN Module Overview

18.1.1 MCAN Related Collateral

Foundational Materials

- [C2000 Academy - MCAN](#)
- [CAN and CAN FD Overview \(Video\)](#)
- [CAN and CAN FD Protocol \(Video\)](#)

Getting Started Materials

- [Getting Started with the MCAN \(CAN FD\) Module Application Report](#)

18.1.2 MCAN Features

The MCAN module implements the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1:2015
- Full CAN FD support (up to 64 data bytes)
- AUTOSAR and SAE J1939 support
- Up to 32 dedicated transmit buffers
- Configurable transmit FIFO, up to 32 elements
- Configurable transmit queue, up to 32 elements
- Configurable transmit Event FIFO, up to 32 elements
- Up to 64 dedicated receive buffers
- Two configurable receive FIFOs, up to 64 elements each
- Up to 128 filter elements
- Loop-back mode for self-test
- Maskable interrupt (two configurable interrupt lines, correctable ECC, counter overflow, and clock stop or wakeup)
- Non-maskable interrupt (uncorrectable ECC)
- Two clock domains (CAN clock and host clock)
- ECC check for Message RAM
- Clock stop and wakeup support
- Timestamp counter
- 1-Mbps nominal bit rate, 5-Mbps data bit rate

Non-supported features:

- Host bus firewall
- Clock calibration
- Debug over CAN

18.2 MCAN Environment

The CAN network physical layer consists of a two-wire differential bus, usually twisted pair, and provides a high level of interference immunity. An external CAN transceiver IC is needed to access the bus.

Figure 18-2 shows typical MCAN wiring. Table 18-1 describes the external signals of the MCAN module.




Figure 18-2. MCAN Typical Bus Wiring

Table 18-1. MCAN I/O Description

| Module Signal | I/O | Description | Value at Reset |
|----------------------|------------|--|-----------------------|
| MCAN_RX | Input | Serial data input from external CAN transceiver. | HiZ |
| MCAN_TX | Output | Serial data output to external CAN transceiver. | HiZ |

Note

See the *Terminal Configurations and Functions* section in the device data sheet and the *General-Purpose Input/Output (GPIO)* chapter to configure this peripheral to be connected to the device pins.

18.3 CAN Network Basics

The network basics are:

- The CAN bus is a 2-wire differential bus using non-return-to-zero (NRZ) encoding and has two states:
 - Recessive state (logical 1)
 - Dominant state (logical 0)
- When the bus is idle, any node can initiate a transmission to any other node (or nodes). When two or more nodes (ECUs) attempt to transmit at the same time, a non-destructive arbitration technique makes sure messages are sent in order of priority and no messages are lost.
- The message transmission is multicast. Data messages transmitted are identifier-based, not address-based.
- The content of the message is labeled by the identifier that is unique throughout the network (for example: RPM, temperature, position, pressure, and so forth).
- All nodes on the network receive the message and each performs an acceptance test on the identifier. If the message is relevant, the message is processed; otherwise, the message is ignored.
- The unique identifier also determines the priority of the message (the lower the numerical value of the identifier, the higher the priority).
- Data is transmitted and received using message frames, consisting of the following basic fields:
 - Arbitration field
 - Control field
 - Data field (up to 8 bytes for classical CAN and up to 64 bytes for CAN FD)
 - CRC field
 - ACK field

For more information, see *ISO 11898-1:2015: CAN data link layer and physical signaling*.

18.4 MCAN Integration

Figure 18-3 shows the integration of the MCAN module in the device.




Figure 18-3. MCAN Integration

Note

CLB-related and CLA-related items in Figure 18-3 are not applicable to F280015x devices.

Table 18-2 and **Table 18-3** summarize the integration of the MCAN module in the device.

Table 18-2. MCAN Clocks and Resets

| Destination Signal Name | Source Signal Name | Description |
|-------------------------|--------------------|--|
| Clocks | | |
| MCAN_ICLK | SYSCLK | Interface clock for the MCAN module |
| MCAN_FCLK | MCANxBIT Clock | Bit timing clock for MCAN |
| Resets | | |
| MCAN_RST | RESET | Asynchronous reset signal to the MCAN module |

Table 18-3. MCAN Hardware Requests

| Source Signal Name | Description | |
|--------------------------|-------------------------------------|------------------------|
| MCANSS_INT0 | MCAN interrupt 0 | |
| MCANSS_INT1 | MCAN interrupt 1 | |
| ECC_CORR_PLS_INT | MCAN ECC interrupt | |
| WAKE_AND_TS_PLS_INT | MCAN timestamp and wakeup interrupt | |
| MCAN_IRQ_ECC_UNCORR | MCAN ECC uncorrectable interrupt | |
| Filter Event Connections | | |
| Source Signal Name | Trigger Input | Description |
| MCAN_FEVT0 | EPWM XBAR ⁽²⁾ | MCAN RX Filter Event 1 |
| MCAN_FEVT1 | EPWM XBAR ⁽²⁾ | MCAN RX Filter Event 2 |
| MCAN_FEVT2 | EPWM XBAR ⁽²⁾ | MCAN RX Filter Event 3 |

(1) See the PIE Channel Mapping section in the *System Control and Interrupts* chapter for interrupt assignments.

(2) See the ePWM XBAR Mux Configuration table in the *Crossbar (X-BAR)* chapter for the trigger position.

Note

For more information about the ePWM XBAR module, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

18.5 MCAN Functional Description

The MCAN module performs CAN protocol communication according to ISO 11898-1:2015. The data bit rate can be programmed to values up to 5Mbps. Additional transceiver hardware is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message frames can be configured. The message frames and identifier masks are stored in the Message RAM.

All functions concerning the handling of messages are implemented in the Message Handler.

The register set of the MCAN module can be accessed directly using the module interface. These registers are used to control and configure the CAN core and the Message Handler, and to access the Message RAM.

Figure 18-4 shows the MCAN module block diagram, followed by the description of the MCAN module blocks.




Figure 18-4. MCAN Block Diagram

- **CAN Core:** The CAN core consists of the CAN protocol controller and the Rx/Tx shift register. The CAN handles all ISO 11898-1:2015 protocol functions and supports 11-bit and 29-bit identifiers.
- **Message Handler:** the Message Handler (Rx Handler and Tx Handler) is a state machine that controls the data transfer between the single-ported Message RAM and the CAN core's Rx/Tx shift register. The Message Handler also handles the acceptance filtering and Interrupt generation as programmed in the control registers.
- **Message RAM:** the main purpose of the Message RAM is to store Rx/Tx messages, Tx Event elements, and Message ID Filter elements (for more information, see [Section 18.5.16](#)).
- **Message RAM Interface:** enables a connection between the Message RAM and the other blocks in the MCAN module.
- **Registers and Message Object Access:** Data consistency is provided by indirect accesses to the message objects. During normal operation, all software accesses to the Message RAM are done through interface registers. The interface registers have the same word-length as the Message RAM.
- **Module Interface:** The MCAN module registers are accessed by the user's software through a 32-bit peripheral bus interface.
- **Clocking:** Two clocks are provided to the MCAN module: the peripheral synchronous clock (interface clock - MCAN_ICLK) and the peripheral asynchronous clock (functional clock - MCAN_FCLK).
- **Extension Interface:** All selected internal status and control signals are routed to this interface (except for the indication signals of configuration change enable bit (MCAN_CCCR.CCE) and Interrupt Register bits (MCAN_IR)).

18.5.1 Module Clocking Requirements

Two clocks are provided to the MCAN module:

- Host Clock : peripheral synchronous clock (MCAN_ICLK) as the general module clock source, and
- CAN Clock: peripheral asynchronous clock (MCAN_FCLK) provided to the CAN core for generating the CAN bit timing.

Within the MCAN module, there is a synchronization mechanism implemented to make sure there is safe data transfer between the two clock domains. There is synchronization between the signals from the Host clock domain to the CAN clock domain and conversely, and between the reset signal (MCAN_RST) to the Host clock domain and to the CAN clock domain.

Note

MCAN_ICLK must always be higher or equal to MCAN_FCLK, to achieve a stable functionality of the MCAN module: $f_{ICLK} \geq f_{FCLK}$

The CAN-FD supports higher speeds of operation and as such has more stringent timing requirements than the classic CAN. For performance, TI recommends using the lowest N-divider value that maintains a working PLL REF_CLK for the system. Lower N-divider values increase the loop bandwidth of the PLL, which in turn improves timing margins for CAN-FD.

18.5.2 Interrupt Requests

The MCAN module generates interrupt requests and is configured using the Host CPU. The Suspend mode prevents the interrupt requests from propagating to the Host CPU. The MCAN core has two interrupt lines and 30 internal interrupt sources. Each source can be configured to drive one of the two interrupt lines. The interrupts are level high interrupts. The MCAN core provides two interrupt requests (MCANSS_INT0 and MCANSS_INT1).

For more information, see the following registers:

- Interrupt Register (MCAN_IR)
- Interrupt Enable (MCAN_IE)
- Interrupt Line Select (MCAN_ILS)
- Interrupt Line Enable (MCAN_IIE)

The MCAN module supports External Timestamp Counter. The External Timestamp Counter produces an interrupt when the count rolls over (see [Section 18.5.10.1](#)).

For more information, see the following registers:

- Interrupt Clear Shadow Register (MCANSS_ICS)
- Interrupt Raw Status Register (MCANSS IRS)
- Interrupt Enable Clear Shadow Register (MCANSS_IECS)
- Interrupt Enable Register (MCANSS_IE)
- Interrupt Enable Status Register (MCANSSIES)
- End Of Interrupt Register (MCANSS_EOI)
- External Timestamp Prescaler Register (MCANSS_EXT_TS_PRESCALER)
- External Timestamp Unserviced Interrupts Counter Register (MCANSS_EXT_TS_UNSERVICED_INTR_CNTR)

To clear IRQ_INT0, IRQ_INT1, and TS_WAKE interrupts, write to the EOI bit field for the corresponding interrupt number that is described in the MCANSS_EOI register. When the MCAN is used by the CPU, in addition to clearing the interrupt sources, clear the interrupt by writing 1 to PIEACK register in the bit position for group 9 (refer to the *PIE Channel Mapping* section of the *System Control and Interrupts* chapter) for successive MCAN interrupts to be recognized.

The MCAN module is capable of issuing an ECC interrupt. After clearing the ECC interrupt source, the application software must also write a 1 to the EOI registers (MCANERR_SEC_EOI.EOI_WR/ MCANERR_DED_EOI.EOI_WR). For more information, see [Section 18.5.12.2](#).

18.5.3 Operating Modes

The operating modes are discussed in the following sections.

18.5.3.1 Software Initialization

A software initialization begins when the MCAN_CCCR.INIT bit is set to 1. This is done either by software or by a hardware reset, when an uncorrected bit error is detected in the Message RAM, or by going to a Bus_Off state. While the MCAN_CCCR.INIT bit is set, the message transfer is stopped and the status of the output TX pin is recessive (high). The counters of the Error Management Logic (EML) are unchanged. Setting the MCAN_CCCR.INIT bit does not change any configuration register. Resetting the MCAN_CCCR.INIT bit finishes the software initialization. After waiting for the occurrence of a sequence of 11 consecutive recessive bits (indication for Bus_Idle state) the message transfer starts.

Access to the MCAN configuration registers is only enabled when both MCAN_CCCR.INIT and MCAN_CCCR.CCE bits are set (write protection).

The MCAN_CCCR.CCE bit can only be set/reset while the MCAN_CCCR.INIT = 1. The MCAN_CCCR.CCE bit is automatically reset when the MCAN_CCCR.INIT bit is reset.

The following registers are reset when the MCAN_CCCR.CCE bit is set:

- MCAN_HPMs - High Priority Message Status
- MCAN_RXF0S - Rx FIFO 0 Status
- MCAN_RXF1S - Rx FIFO 1 Status
- MCAN_TXFQS - Tx FIFO/Queue Status
- MCAN_TXBRP - Tx Buffer Request Pending
- MCAN_TXBTO - Tx Buffer Transmission Occurred
- MCAN_TXBCF - Tx Buffer Cancellation Finished
- MCAN_TXEFS - Tx Event FIFO Status

The Timeout Counter value MCAN_TOCV.TOC field is preset to the value configured by the MCAN_TOCC.TOP field when the MCAN_CCCR.CCE bit is set.

In addition, the Tx Handler and Rx Handler are held in idle state while MCAN_CCCR.CCE = 1.

The following registers are only writable while MCAN_CCCR.CCE = 0

- MCAN_TXBAR - Tx Buffer Add Request
- MCAN_TXBCR - Tx Buffer Cancellation Request

MCAN_CCCR.TEST and MCAN_CCCR.MON bits can only be set by the Host CPU while MCAN_CCCR.INIT = 1 and MCAN_CCCR.CCE = 1. Both bits are reset at any time. The MCAN_CCCR.DAR bit can only be set/reset while MCAN_CCCR.INIT = 1 and MCAN_CCCR.CCE = 1.

Table 18-4 shows the steps to configure the MCAN module.

Table 18-4. Steps to Configure MCAN Module

| Step | Operation | Description | Pseudo Code |
|------|---------------------------------------|--|---|
| 1 | Initialize MCAN_CCCR | Set MCAN_CCCR.INIT bit and check that the bit has been set | INIT = 1; If INIT ≠ 1, wait until set |
| 2 | Unlock protected registers | Set MCAN_CCCR.CCE bit | CCE = 1; |
| 3 | Configure CAN mode | Set MCAN_CCCR.FDOE bit to CAN FD | FDOE = 1 for CAN FD FDOE = 0 for Classic CAN |
| 4 | Configure Bit Rate Switching | Set MCAN_CCCR.BRSE bit | BRSE = 1 for bit rate switching BRSE = 0 for no bit rate switching |
| 5 | Set nominal bit timing ⁽¹⁾ | Set MCAN_NBTP register | |
| 6 | Lock protected registers | Clear MCAN_CCCR.CCE bit | CCE = 0; |

Table 18-4. Steps to Configure MCAN Module (continued)

| Step | Operation | Description | Pseudo Code |
|------|--|--|--|
| 7 | Return MCAN module to normal operation | Clear MCAN_CCCR.INIT bit and check that the bit has been cleared | INIT = 0; If INIT ≠ 0, wait until cleared |

(1) See the MCAN_NBTP register on how to program CAN bit timing in the *MCAN_REGS Registers* section.

18.5.3.2 Normal Operation

Once the MCAN module is initialized and the MCAN_CCCR.INIT bit is reset to zero, the MCAN module synchronizes to the CAN bus and is ready for communication. After passing the acceptance filtering, received messages including Message Identifier (ID) and Data Length Code (DLC) are stored into a dedicated Rx Buffer or into Rx FIFO 0/Rx FIFO 1.


For messages to be transmitted, dedicated Tx buffers, and a Tx FIFO or a Tx queue can be initialized or updated.

Note

The automated transmission upon reception of remote frames is not supported.

18.5.3.3 CAN FD Operation

The CAN FD standard allows extended frames to be sent, up to 64 data bytes in a single frame at a higher bit rate for the data phase of a frame, up to 5Mbps. The CAN FD standard introduces the ability to switch from one bit rate to another. Extended Data Length (EDL), as shown in [Figure 18-5](#) and described in [Table 18-5](#), sets a data length of up to 8 or 64 data bytes. Bit Rate Switching (BRS) indicates whether two bit rates (the data phase is transmitted at a different bit rate compared to the arbitration phase) are enabled.



mcan-004a

Figure 18-5. CAN FD Frame**Table 18-5. CAN FD Frame Description**

| Bit | Description |
|-----|---|
| SOF | Start of Frame |
| IDE | Identifier extension (for 29 bit extended ID) |
| FDF | Flexible Data Format |
| BRS | Bit Rate Switching |
| ESI | Error Status Indicator |
| DLC | Data Length Code |
| CRC | Cyclic Redundancy check |

There are two variants of CAN FD frame transmission:

- CAN FD frame transmission without bit rate switching
- CAN FD frame transmission where control field, data field, and CRC field are transmitted with a higher bit rate than the beginning and the end of the frame

The previously reserved bit in CAN frames with 11-bit identifiers and the first previously reserved bit in CAN frames with 29-bit identifiers are now decoded as the FDF bit. In the CAN frames, FDF = recessive (logical 1) signifies a CAN FD frame, FDF = dominant (logical 0) signifies a Classic CAN frame. In a CAN FD frame, the two bits following FDF - res and BRS, decide whether the bit rate inside of this CAN FD frame is switched.

A CAN FD bit rate switch is signified by res = dominant and BRS = recessive. Note that the coding of res = recessive is reserved for future expansion of the protocol. If the MCAN module receives a frame with FDF = recessive and res = recessive, the MCAN signals a Protocol Exception Event by setting the MCAN_PSR.PXE bit. When Protocol Exception Handling is enabled (MCAN_CCCR.PXHD = 0), this causes the operation state to change from Receiver (MCAN_PSR.ACT = 10) to Integrating (MCAN_PSR.ACT = 00) at the next sample point. In case Protocol Exception Handling is disabled (MCAN_CCCR.PXHD = 1), the MCAN treats a recessive bit as an error and responds with an error frame.

CAN FD operation is enabled by programming the MCAN_CCCR.FDOE bit. If MCAN_CCCR.FDOE = 1, transmission and reception of CAN FD frames is enabled. Transmission and reception of Classic CAN frames is always possible. Whether a CAN FD frame or a Classic CAN frame is transmitted can be configured using the FDF bit in the respective Tx Buffer element.

With MCAN_CCCR.FDOE = 0, received frames are interpreted as Classic CAN frames, which leads to the transmission of an error frame when receiving a CAN FD frame. When CAN FD operation is disabled, no CAN FD frames are transmitted even if the FDF bit of a Tx Buffer element is set. The MCAN_CCCR.FDOE and MCAN_CCCR.BRSE bits can only be changed while the MCAN_CCCR.INIT and MCAN_CCCR.CCE bits are both set. With MCAN_CCCR.FDOE = 0, the setting of bits FDF and BRS is ignored and frames are transmitted in Classic CAN format.

With MCAN_CCCR.FDOE = 1 and MCAN_CCCR.BRSE = 0, only FDF bit of a Tx Buffer element is evaluated. With MCAN_CCCR.FDOE = 1 and MCAN_CCCR.BRSE = 1, transmission of CAN FD frames with bit rate switching is enabled. All Tx Buffer elements with bits FDF and BRS set are transmitted in CAN FD format with bit rate switching.

A mode change during CAN operation is only recommended under the following conditions:

- The failure rate in the CAN FD data phase is significantly higher than in the CAN FD arbitration phase. In this case, disable the CAN FD bit rate switching option for transmissions.
- During system startup, all nodes are transmitting Classic CAN messages until verified that the nodes are able to communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation.
- Wakeup messages in CAN Partial Networking must be transmitted in Classic CAN format.
- End-of-line programming in case not all nodes are CAN FD capable. Non CAN FD nodes are held in Silent mode until programming has completed. Then all nodes switch back to Classic CAN communication.

The coding of the DLC in the CAN FD format differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN (0 to 8 data bytes), the codes 9 to 15, which in standard CAN all code a data field of 8 bytes, are coded according to [Table 18-6](#).

Table 18-6. DLC Coding in CAN FD

| DLC | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|----------------------|----|----|----|----|----|----|----|
| Number of Data Bytes | 12 | 16 | 20 | 24 | 32 | 48 | 64 |

For CAN FD frames, the bit timing is switched inside the frame after the BRS (Bit Rate Switch) bit in case this bit is recessive. In the CAN FD arbitration phase, before the BRS bit, the nominal CAN bit timing (see [Figure 18-6](#)) is used as configured by the Nominal Bit Timing and Prescaler Register (MCAN_NBTP). In the following CAN FD data phase, the data phase bit timing is used as configured by the Data Bit Timing and Prescaler Register

(MCAN_DBTP). The bit timing is switched back from the data phase timing at the CRC delimiter or when an error is detected, whichever occurs first.




Figure 18-6. CAN Bit Timing

The maximum configurable data phase bit timing depends on the CAN clock frequency (MCAN_FCLK). Example: with MCAN_FCLK = 20MHz and the shortest configurable bit time of $4 t_q$ (time quanta), the bit rate in the data phase is 5Mbit/s.

In both data frame formats, CAN FD and CAN FD with bit rate switching, the value of the Error Status Indicator (ESI) bit depends on the transmitter error state (see MCAN_PSR.RESI bit) monitored at the start of the transmission. If the transmitter has an error passive flag, the ESI bit is transmitted recessive; else, the ESI bit is transmitted dominant.

18.5.4 Transmitter Delay Compensation

18.5.4.1 Description

When only one CAN FD node is transmitting and all other nodes are receivers, the length of the bus line has no impact. When transmitting using the TX pin, the MCAN module receives the transmitted data from the CAN transceiver using the RX pin. The received data is delayed. If the transmitter delay is greater than TSEG1 (time segment before sample point), a bit error is detected.


The MCAN module provides a delay compensation mechanism to compensate for the transmitter delay. The compensation mechanism enables transmission with higher bit rates during the CAN FD data phase independent of the delay of a specific CAN transceiver. Without transmitter delay compensation the bit rate in the data phase is limited by the transmitter delay.

The mechanism enables configurations where the data bit time is shorter than the transmitter delay (it is described in detail in ISO 11898-1:2015). The transmitter delay compensation is enabled by setting the MCAN_DBTP.TDC bit to 1.

The delayed transmit data is compared against the received data at the Secondary Sample Point (SSP) to check for bit errors during the data phase of transmitting nodes. If a bit error is detected, the transmitter reacts on this bit error at the next following regular sample point. During the arbitration phase, the delay compensation is always disabled.

The received bit is compared against the transmitted bit at the SSP. The SSP position is defined as the sum of the measured delay from the MCAN's transmit output TX pin through the transceiver to the receive input RX pin plus the transmitter delay compensation offset configured by the MCAN_TDCR.TDCO field (see [Figure 18-7](#)). The transmitter delay compensation offset is used to adjust the position of the SSP inside the received bit (example: half of the bit time in the data phase). The position of the SSP is rounded down to the next integer number of mtq.

The actual transmitter delay compensation value can be checked by reading the MCAN_PSR.TDCV field. This field is cleared when the MCAN_CCCR_INIT bit is set and is updated at each transmission of CAN FD frame while the MCAN_DBTP.TDC bit is set.



mcan-005

Figure 18-7. Transmitter Delay Measurement

18.5.4.2 Transmitter Delay Compensation Measurement

When transmitter delay compensation is enabled (by programming MCAN_DBTP.TDC = 1), the measurement is started within each transmitted CAN FD frame at the falling edge of FDF bit to bit r0. The measurement is stopped when this edge is seen at the receive input RX pin of the transmitter. The resolution of this measurement is one mtq (see [Figure 18-7](#)). The mtq (minimum time quantum) dimension is equal to the CAN clock period (MCAN_FCLK).

The use of a transmitter delay compensation filter window can be enabled by programming the MCAN_TDCR.TDCF field. This filter feature defines a minimum value for the SSP position to avoid the case in which a dominant glitch inside the received FDF bit ends the delay compensation measurement before the falling edge of the received res bit, resulting in an early taken SSP position. Dominant edges on the RX pin that result in an earlier SSP position are ignored for transmitter delay measurement. The measurement is stopped when the SSP position is at least MCAN_TDCR.TDCF field and the RX pin is low.

The following boundary conditions must be considered:

- The sum of the measured delay from the TX pin to the RX pin and the configured transmitter delay compensation offset (MCAN_TDCR.TDCO field) is less than 6 bit-times in the data phase.
- The sum of the measured delay from the TX pin to the RX pin and the configured transmitter delay compensation offset (MCAN_TDCR.TDCO field) is less than or equal to 127 mtq. In case this sum exceeds 127 mtq, the maximum value of 127 mtq is used for transmitter delay compensation.
- The data phase ends at the sample point of the CRC delimiter, that stops checking of receive bits at the SSPs.

18.5.5 Restricted Operation Mode

In restricted operation mode, the CAN node is able to receive data and remote frames and to give acknowledgment to valid frames, but the node does not send data frames, remote frames, active error frames, or overload frames. In case of an error condition or overload condition, the node does not send dominant bits; instead the node waits for the occurrence of bus idle condition to resynchronize to the CAN communication. The receive and transmit error counters (MCAN_ECR.REC and MCAN_ECR.TEC) are frozen while CAN error logging (MCAN_ECR.CEL) is active. The Host CPU can set the MCAN module into Restricted Operation Mode by setting the MCAN_CCCR.ASM bit. The bit can only be set by the Host CPU at any time when both MCAN_CCCR.CCE and MCAN_CCCR.INIT bits are set to 1.

The restricted operation mode is automatically entered when the Tx Handler is not able to read data from the Message RAM in time. To leave restricted operation mode, the Host CPU has to reset the MCAN_CCCR.ASM bit. This mode can be used in applications that adapt themselves to different CAN bit rates. In this case, the application tests different bit rates and leaves the restricted operation mode after the node has received a valid frame.

Note

The Restricted Operation Mode must not be combined with the Loop Back Mode.

18.5.6 Bus Monitoring Mode

Entering bus monitoring mode is done by setting the MCAN_CCCR.MON bit to 1. In this mode (see ISO 11898-1:2015, *Bus Monitoring* section), the MCAN module is able to receive valid data and remote frames, but cannot start a transmission. The MCAN module sends only recessive bits on the CAN bus. If the MCAN module is required to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the MCAN module monitors this dominant bit, although the CAN bus can remain in recessive state. In bus monitoring mode, the MCAN_TXBRP register is held in reset state. The bus monitoring mode can be used to analyze the traffic on a CAN bus without affecting the bus by the transmission of dominant bits. [Figure 18-8](#) shows the connection of the TX and RX signals to the MCAN module in bus monitoring mode.




Figure 18-8. Connection of Signals in Bus Monitoring Mode

18.5.7 Disabled Automatic Retransmission (DAR) Mode

According to the CAN Specification (see ISO11898-1:2015, *Recovery Management* section), the MCAN module provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled (see the MCAN_CCCR.DAR bit).

18.5.7.1 Frame Transmission in DAR Mode

In DAR mode, the automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission is disabled. A Tx buffer's Tx Request Pending (MCAN_TXBRP[xx]) TRPx bit is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

Successful transmission:

- Corresponding Tx Buffer Transmission Occurred (MCAN_TXBTO[xx]) TOx bit is set
- Corresponding Tx Buffer Cancellation Finished (MCAN_TXBCF[xx]) CFx bit is not set

Successful transmission in spite of cancellation:

- Corresponding Tx Buffer Transmission Occurred (MCAN_TXBTO[xx]) TOx bit is set
- Corresponding Tx Buffer Cancellation Finished (MCAN_TXBCF[xx]) CFx bit is set

Arbitration lost or frame transmission disturbed:

- Corresponding Tx Buffer Transmission Occurred (MCAN_TXBTO[xx]) TOx bit is not set
- Corresponding Tx Buffer Cancellation Finished (MCAN_TXBCF[xx]) CFx bit is set

In the case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = 10 (transmission in spite of cancellation).

18.5.8 Clock Stop Mode

Entering clock stop mode is controlled by the input clock stop request signal or MCAN_CCCR.CSR bit. As long as the clock stop request signal is active, the MCAN_CCCR.CSR bit is read as 1. When all pending transmission requests have completed, the MCAN module waits until bus idle state is detected. Then the MCAN module sets the MCAN_CCCR.INIT to 1 to prevent any further CAN transfers. The MCAN module acknowledges that the module is ready for power down by setting the output clock stop acknowledge signal to 1 and the MCAN_CCCR.CSA bit to 1. In this state, before the clocks are switched off, further register accesses can be made. A write access to the MCAN_CCCR.INIT bit has no effect. Now the module clock inputs MCAN_ICLK and MCAN_FCLK can be switched off.

To leave power-down mode, the application has to turn on the module clocks before resetting the input clock stop request signal respectively the MCAN_CCCR.CSR flag bit. The MCAN acknowledges this by resetting the output clock stop acknowledge signal respectively the MCAN_CCCR.CSA flag bit. Afterwards, the application can restart CAN communication by resetting the MCAN_CCCR.INIT bit.

Restoring the clocks from clock stop mode needs to be done according to how the clock stop was initiated.

The MCAN module supports two external clock stop modes:

- Immediate
- Graceful

In a graceful clock stop mode when the clock stop request is asserted, the MCAN core responds with a clock stop acknowledge when all pending Tx messages have been processed and an Idle line had been detected. The MCAN_CCCR.INIT bit is set, the MCAN core goes and stays Idle.

The automatic wakeup feature is enabled by setting the MCANSS_CTRL.AUTOWAKEUP and MCANSS_CTRL.WAKEUPREQEN bits to 1 (for more information, see [Section 18.5.8.2](#)). When an external clock stop request is removed and no suspend request is active, a read-modify-write to the MCAN_CCCR.INIT bit is performed to clear the bit.

18.5.8.1 Suspend Mode

The MCAN module supports two suspend modes:

- Immediate
- Graceful

In a graceful suspend mode (see the MCANSS_CTRL.DBGSUSP_FREE bit) when the suspend request is asserted, a clock stop request to the MCAN core is performed. The MCAN core responds with a clock stop acknowledge when all pending Tx messages have been processed and an Idle line had been detected. At that point, the MCAN_CCCR.INIT bit is set and the MCAN core stays Idle. The suspend state can be verified by reading the MCAN_CCCR.INIT bit.

The automatic wakeup feature is enabled by setting the MCANSS_CTRL.AUTOWAKEUP and MCANSS_CTRL.WAKEUPREQEN bits to 1 (for more information, see [Section 18.5.8.2](#)). When suspend request is removed, if no external clock stop request is active, a read-modify-write to the MCAN_CCCR.INIT bit is performed to clear the bit.

During suspend mode the auto-clear feature is disabled. The following register fields have an auto-clear feature:

- MCAN_ECR.CEL
- MCAN_PSR.LEC
- MCAN_PSR.DLEC
- MCAN_PSR.RESI
- MCAN_PSR.RBRS
- MCAN_PSR.RFDF
- MCAN_PSR.PXE

18.5.8.2 Wakeup Request


Issuing a clock stop request puts the MCAN module into power-down mode (Sleep Mode). During transition from IDLE to ACTIVE, if the MCANSS_CTRL.AUTOWAKEUP and MCANSS_CTRL.WAKEUPREQEN bits are enabled, after the MCAN Core responds to the removal of the clock stop request with removing the clock stop acknowledge, a read-modify-write is issued to clear the MCAN_CCCR.INIT bit and the MCAN core resumes operation.

If the MCANSS_CTRL.WAKEUPREQEN bit is set, the MCAN module provides a wakeup request on the following wakeup event:

- The receive RX pin is dominant (logical 0)

The wakeup request is deasserted when any of the following conditions occur:

- Clock stop request is removed and clock stop acknowledge is deasserted
- A reset is applied to the MCAN module


Figure 18-9. Auto Wakeup Enabled Exit from Power Down

18.5.9 Test Modes

The MCAN_TEST register write access is enabled by setting the test mode enable MCAN_CCCR.TEST bit to 1. The MCAN_TEST register allows the configuration of the test modes and test functions.

The transmit (TX) pin has four different output functions which can be selected by programming the MCAN_TEST.TX field. The default function is the serial data output. The pin can also be driven with a constant dominant or recessive value. It is also possible to drive the sample-point signal to monitor the bit-timing.

The actual value of the receive (RX) pin can be monitored from MCAN_TEST.RX bit. Both functions can be used to check the physical layer. Due to the synchronization mechanism between the CAN clock (MCANx_FCLK) and Host clock (MCANx_ICLK) domain, there can be a delay of several Host clock periods between writing to the MCAN_TEST.TX field until the new configuration is visible at the output TX pin. This applies also when reading input RX pin by way of the MCAN_TEST.RX bit.


Note

Test modes can be used for self-test only. The software control for TX pin interferes with all CAN protocol functions. It is not recommended to use test modes for an application.

18.5.9.1 External Loop Back Mode

The MCAN module can be set into external loop back mode by programming MCAN_TEST.LBCK to 1. In loop back mode, the MCAN treats the transmitted messages as received messages and stores the messages (if the messages pass acceptance filtering) into an Rx Buffer or an Rx FIFO. [Figure 18-10](#) shows the connection of the TX and RX pins to the MCAN module in external loop back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the MCAN module ignores acknowledge errors (recessive bit sampled in the acknowledgement slot of a data/remote frame) in loop back mode. In this mode, the MCAN module performs an internal feedback from the Tx output to the Rx input. The actual value of the RX input pin is disregarded by the MCAN module. The transmitted messages are monitored at the TX pin.



mcan-008

Figure 18-10. External Loop Back Mode

18.5.9.2 Internal Loop Back Mode

The MCAN module can be set into internal loop back mode by programming MCAN_TEST.LBCK and MCAN_CCCR.MON bits to 1. The internal loop back mode is used for a Hot Self-test. The Hot Self-test allows the MCAN module to be tested without affecting a running CAN system connected to the TX and RX pins. In this mode, the RX pin is disconnected from the MCAN module and the TX pin is held recessive. Figure 18-11 shows the connection of the TX and RX pins to the MCAN module in internal loop back mode.




Figure 18-11. Internal Loop Back Mode

18.5.10 Timestamp Generation

The MCAN module has integrated a 16-bit wrap-around counter for timestamp generation. The timestamp counter prescaler MCAN_TSCC.TCP field can be configured to clock the counter in multiples of CAN bit times (1-16). The counter is readable by way of the MCAN_TSCV.TSC field. A write access to the MCAN_TSCV register resets the counter to zero. When the timestamp counter wraps around the interrupt MCAN_IR.TSW flag is set. On start of a frame reception/transmission the counter value is captured and stored into the timestamp section of an Rx Buffer/Rx FIFO (RXTS[15:0]) or Tx Event FIFO (TXTS[15:0]) element. For more information, see [Section 18.5.16](#).


18.5.10.1 External Timestamp Counter

For CAN FD operation mode, the MCAN core requires an external timestamp counter (see [Figure 18-12](#)). An externally generated 16-bit vector can substitute the integrated 16-bit CAN bit time counter (internal timestamp counter) for receive and transmit timestamp generation. An external 16-bit timestamp counter can be used by programming the MCAN_TSCC.TSS field.

The external timestamp counter uses the interface clock (MCANx_ICLK) as a reference clock. The MCAN core accepts a 16-bit timestamp. A 24-bit prescaler provides a programmable resolution for the timestamp (see MCANSS_EXT_TS_PRESCALER.PRESCALER bit field). The external timestamp counter can be enabled or disabled through the MCANSS_CTRL.EXT_TS_CNTR_EN bit. When disabled, the counter is reset back to zero. While enabled, the counter keeps incrementing. When the timestamp rolls over, the MCAN_IRQ_TS interrupt is generated.

When the timestamp rolls over, the MCANSS_IKS register is set. The MCANSS_IE register can be affected by writing to the MCANSS_IESS register to set or to the MCANSS_IACS register to clear. The MCANSS_IESS register is a shadow register mapped to the same address as the MCANSS_IE register. The level interrupt is a reflection of both MCANSS_IKS and MCANSS_IE being set. The MCANSS_IKS register reflects the level interrupt. When a rollover event occurs, the interrupt counter is incremented. Writing to the MCANSS_IKS register to clear the MCANSS_IKS register also decrements the interrupt counter. Writing to the MCANSS_EOI register issues another pulse, if the interrupt counter is not zero.

The rollover event can be artificially simulated by software through writing to the Interrupt Set Shadow register (MCANSS_ISS). The MCANSS_ISS register is a shadow register mapped to the same address as the MCANSS_IKS register.



mcan-021

Figure 18-12. External Timestamp Counter Interrupt

18.5.11 Timeout Counter

The MCAN module has an integrated 16-bit timeout counter. The timeout counter is used to signal timeout conditions for the Rx FIFO 0, Rx FIFO 1, and Tx Event FIFO Message RAM elements. The timeout counter is configured using the MCAN_TOCC register and is enabled using the MCAN_TOCC.ETOC bit. The timeout counter operates as down-counter and uses the same prescaler programmed by the MCAN_TSCC.TCP field as the timestamp counter. The actual counter value can be monitored from the MCAN_TOCV.TOC field. The timeout counter can be started only when MCAN_CCCR.INIT = 0 and stopped when MCAN_CCCR.INIT = 1 (example: when the MCAN enters Bus_Off state). The operation mode is selected by the MCAN_TOCC.TOS field. When continuous mode is selected, the counter starts when MCAN_CCCR.INIT = 0, a write to the MCAN_TOCV register presets the counter to the value configured by the MCAN_TOCC.TOP field and continues down-counting.

In case the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by the MCAN_TOCC.TOP field. Down-counting is started when the first FIFO element is stored. Writing to the MCAN_TOCV register has no effect. When the counter reaches zero, the interrupt MCAN_IR.TOO flag is set.

In continuous mode, the counter is immediately restarted at the value configured by the MCAN_TOCC.TOP field.

Note

The clock signal for the timeout counter is derived from the CAN core sample point signal. Therefore, the point in time where the timeout counter is decremented can vary due to the synchronization/re-synchronization mechanism of the CAN core. If the baud rate switch feature in CAN FD is used, the timeout counter is clocked differently in arbitration and data field.

18.5.12 Safety

The Message Memory is wrapped in an ECC wrapper providing SECDED parity functionality. The ECC wrapper is controlled by an ECC aggregator.

18.5.12.1 ECC Wrapper

The ECC wrapper provides single error correction (SEC) and double error detection (DED) parity to the message memory content. The ECC wrapper has side band signals for error notification. The ECC Wrapper implements an error injection test mode.

The error correction is done using a lazy write back. When an error is detected, the error is noted in a FIFO queue that waits for an access gap to write the data back and refresh the memory. If a transaction writes new data to the compromised entry before the lazy write back completes, the write back is discarded.

18.5.12.2 ECC Aggregator

This section describes the functional details of the ECC aggregator module.

18.5.12.2.1 ECC Aggregator Overview

The ECC aggregator module supports the following general features:

- Provides a mechanism to control and monitor the ECC RAM in the MCAN module.
- Provides software access to all the ECC related registers.
- Supports software readable status of ECC single/double-bit errors and associated info such as RAM address and data bits that are in error.
- Aggregates level pending status from the ECC RAM into a single interrupt to the Host CPU.

The following feature is not supported:

- Statistics such as tracking the number of single and double-bit errors. If needed, these operations can be handled by software.

18.5.12.2.2 ECC Aggregator Registers

There are three groups of registers in the ECC aggregator module:

- **Global registers:** Aggregator Revision Register (MCANERR_REV), ECC Vector Register (MCANERR_VECTOR), Misc Status Register (MCANERR_STAT), ECC Control Register (MCANERR_CTRL), and ECC Wrapper Revision Register (MCANERR_WRAP_REV).
- **Control and status registers:** ECC Error Control Registers (MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2) and ECC Error Status Registers (MCANERR_ERR_STAT1, MCANERR_ERR_STAT2, and MCANERR_ERR_STAT3).
- **Interrupt registers:** interrupt status, interrupt enable set, interrupt enable clear, and EOI (End Of Interrupt) registers that are part of a standard interrupt module. For more information, see the following registers:
 - MCANERR_SEC_EOI
 - MCANERR_SEC_STATUS
 - MCANERR_SEC_ENABLE_SET
 - MCANERR_SEC_ENABLE_CLR
 - MCANERRDED_EOI
 - MCANERRDED_STATUS
 - MCANERRDED_ENABLE_SET
 - MCANERRDED_ENABLE_CLR

18.5.12.3 Reads to ECC Control and Status Registers

The reads to the ECC control and status registers are triggered by writing a 'read message' to the ECC Vector Register as:

- Software writes value (the ECC RAM ID) to the MCANERR_VECTOR.ECC_VECTOR field to select the ECC RAM for control or status.
- Software writes 1 to the MCANERR_VECTOR.RD_SVBUSS bit to trigger a read.
- Software writes read address to the MCANERR_VECTOR.RD_SVBUSS_ADDRESS field.
- Software then polls the MCANERR_VECTOR.RD_SVBUSS_DONE bit to check if the bit is 1. This bit indicates that the read operation has completed.
- Software reads the data from the ECC control or status register. The following clock cycle (MCAN_ICLK) returns the read data.

18.5.12.4 ECC Interrupts

The ECC aggregator module aggregates the level pending status from the ECC RAM into a single EOI-handshake based interrupt to the Host CPU. Software is expected to follow the sequence described:

- Software enables the interrupts for the ECC RAM by writing to the MCANERR_SEC_ENABLE_SET/MCANERRDED_ENABLE_SET register.
- Software writes the ECC RAM ID in the MCANERR_VECTOR.ECC_VECTOR.
- Software writes the MCANERR_VECTOR.RD_SVBUSS bit to trigger the read.
- Software writes the MCANERR_ERR_STAT1 register address to the MCANERR_VECTOR.RD_SVBUSS_ADDRESS field. Software needs to load the 'read message' in the rMCANERR_VECTOR register again, if the software needs to read the MCANERR_ERR_STAT2 register.
- Software polls the MCANERR_VECTOR.RD_SVBUSS_DONE bit. When this bit is set, a read of the MCANERR_ERR_STAT1/MCANERR_ERR_STAT2 register is performed.
- After the interrupt has been serviced, software clears the interrupt status by writing to the MCANERR_ERR_STAT1.CLR_ECC_SEC or MCANERR_ERR_STAT1.CLR_ECCDED bit depending on the type of the ECC error.
- Software polls the MCANERR_ERR_STAT1 register to verify that the status bit has been cleared.
- Software writes to the MCANERR_SEC_EOI/MCANERRDED_EOI register to clear the interrupt.
- After clearing the ECC interrupt source, the application software must also write 1 to the MCANERR_SEC_EOI.EOI_WR /MCANERRDED_EOI.EOI_WR bits.

18.5.13 Rx Handling

The Rx Handler controls the following operations:

- Acceptance filtering
- The transfer of received messages to the Rx buffers or to one of the two Rx FIFOs (Rx FIFO 0 or Rx FIFO 1)
- Rx FIFO Put and Get Index operations

18.5.13.1 Acceptance Filtering

The MCAN module employs two sets of acceptance filters - one set for standard and one set for extended identifiers. These filters can be assigned to an Rx Buffer or to one of the two Rx FIFOs.

The main features of the filter elements are:

- Each filter element can be configured as:
 - Range filter (from - to)
 - Filter for specific IDs (for one or two dedicated IDs)
 - Classic bit mask filter
- Each filter element can be enabled/disabled individually
- Each filter element can be configured for acceptance or rejection filtering
- Filters are checked sequentially and execution (acceptance filtering procedure) stops at the first matching filter element or when the end of the filter list is reached

Related configuration registers are:

- Global Filter Configuration (MCAN_GFC) register
- Standard ID Filter Configuration (MCAN_SIDFC) register
- Extended ID Filter Configuration (MCAN_XIDFC) register
- Extended ID AND Mask (MCAN_XIDAM) register

Depending on the configuration of the filter element (see SFEC/EFEC in [Section 18.5.16](#)) if filter matches, one of the following actions is performed:

- Received frame is stored in FIFO 0 or FIFO 1
- Received frame is stored in Rx Buffer
- Received frame is stored in Rx Buffer and generation of pulse at filter event pin is performed. This is high level single MCAN_ICLK pulse.
- Received frame is rejected
- Set High Priority Message interrupt flag MCAN_IR.HPM
- Set High Priority Message interrupt flag MCAN_IR.HPM and store received frame in FIFO 0 or FIFO 1

Acceptance filtering starts when complete Message ID is received. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If a filter element matches - the Rx Handler starts writing the received message data in portions of 32-bit to the matching Rx Buffer or Rx FIFO. If an error condition occurs (for example: CRC error), this message is rejected with the following impact on the affected Rx Buffer or Rx FIFO:

- Rx Buffer: New Data flag (MCAN_NDAT1/MCAN_NDAT2) of matching Rx Buffer is not set, but Rx Buffer (partly) overwritten with received data (for error type, see MCAN_PSR.LEC and MCAN_PSR.DLEC fields, respectively).
- Rx FIFO: Put index of matching Rx FIFO is not updated, but related Rx FIFO element (partly) overwritten with received data (for error type, see MCAN_PSR.LEC and MCAN_PSR.DLEC fields, respectively). If matching Rx FIFO is configured to operate in overwrite mode, the boundary conditions described in [Section 18.5.13.2.2](#) must be considered.

Note

When an accepted message is written to one of the two Rx FIFOs, or into an Rx Buffer, the unmodified received identifier is stored independent of the filters used. The result of the acceptance filter process is strongly depending on the sequence of configured filter elements.

18.5.13.1.1 Range Filter

Each filter element can be configured to operate as Range Filter (Standard Filter Type SFT = 00/Extended Filter Type EFT = 00). The filter matches for all received message frames with IDs in the range from SFID1 to SFID2 ($SFID2 \geq SFID1$) respectively in the range from EFID1 to EFID2 ($EFID2 \geq EFID1$). For more information see [Section 18.5.16.5](#) and [Section 18.5.16.6](#).

There are two options for range filtering of extended frames:

- Extended Filter Type EFT = 00: The Extended ID AND Mask (MCAN_XIDAM) is used for Range Filtering. The Message ID of received frames is ANDed with the Extended ID AND Mask (MCAN_XIDAM) before the range filter is applied.
- Extended Filter Type EFT = 11: The Extended ID AND Mask (MCAN_XIDAM) is not used for Range Filtering.

18.5.13.1.2 Filter for Specific IDs

Each filter element can be configured to filter one or two dedicated Message IDs (Standard Filter Type SFT =01/ Extended Filter Type EFT =01). To filter only one specific Message ID, the filter element has to be configured with SFID1 = SFID2 respectively EFID1 = EFID2. For more information, see [Section 18.5.16.5](#) and [Section 18.5.16.6](#).

18.5.13.1.3 Classic Bit Mask Filter

Classic bit mask filtering can filter groups of Message IDs (Standard Filter Type SFT =10/Extended Filter Type EFT =10). This is done by masking single bits of a received Message ID. In this case SFID1/EFID1 element is used as Message ID filter, while the SFID2/EFID2 element is used as filter mask.

A 0 bit at the filter mask (SFID2/EFID2) masks out the corresponding bit position of the configured Message ID filter (SFID1/EFID1) and the value of the received Message ID at that bit position is not relevant for acceptance filtering. Only those bits of the received Message ID where the corresponding mask bits are 1 are relevant for acceptance filtering.

There are two interesting cases:

- All mask bits are 1: a match occurs only when the received Message ID and the configured Message ID filter are identical.
- All mask bits are 0: all Message IDs match.

18.5.13.1.4 Standard Message ID Filtering

Figure 18-13 shows the standard Message ID (11-bit ID) filtering flow. Section 18.5.16.5 describes the standard Message ID filter element.

The Remote Transmission Request (RTR) and Extended Identifier (XTD) bits of the received frames are compared against the list of configured filter elements. This is controlled by the following registers:

- Global Filter Configuration (MCAN_GFC) register
- Standard ID Filter Configuration (MCAN_SIDFC) register




Figure 18-13. Standard Message ID Filter Path

18.5.13.1.5 Extended Message ID Filtering

Figure 18-14 shows the extended Message ID (29-bit ID) filtering flow. Section 18.5.16.6 describes the extended Message ID filter element.

The Remote Transmission Request (RTR) and Extended Identifier (XTD) bits of the received frames are compared against the list of configured filter elements. This is controlled by the following registers:

- Global Filter Configuration (MCAN_GFC) register
- Extended ID Filter Configuration (MCAN_XIDFC) register

Note that before the filter list is executed, the received identifier is ANDed with the Extended ID AND Mask (MCAN_XIDAM).




Figure 18-14. Extended Message ID Filter Path

mcan-010


18.5.13.2 Rx FIFOs

The configuration of the Rx FIFOs (Rx FIFO 0 and Rx FIFO 1) can be done by way of the MCAN_RXF0C and MCAN_RXF1C registers. Each Rx FIFO can be configured to store up to 64 received messages.

After acceptance filtering the received messages that passed are transferred to the Rx FIFO. The filter mechanisms available for the Rx FIFO 0 and Rx FIFO 1 are described in [Section 18.5.13.1](#). The Rx FIFO element is described in [Section 18.5.16.2](#).

The Rx FIFO watermark can be used to prevent an Rx FIFO overflow. If the Rx FIFO fill level reaches the Rx FIFO watermark configured by the MCAN_RXFnC[30:24] FnWM filed (where: n = 0 or 1), an interrupt flag MCAN_IR.RF0W/MCAN_IR.RF1W is set.

When the Rx FIFO Put Index reaches the Rx FIFO Get Index (MCAN_RXFnS[21:16] FnPI = MCAN_RXFnS[13:8] FnGI), an Rx FIFO Full condition is signaled by the MCAN_RXFnS[24] FnF status bit and interrupt flag MCAN_IR.RF0F/MCAN_IR.RF1F is set. [Figure 18-15](#) shows Rx FIFO Status. The FIFOs fill level is presented in the MCAN_RXFnS[6:0] FnFL field (the number of elements stored in Rx FIFO).



mcan-011

Figure 18-15. Rx FIFO Status

Rx FIFOs start address in the Message RAM (MCAN_RXFnC[15:2]FnSA field) has to be configured when reading from an Rx FIFO (Rx FIFO Get Index - MCAN_RXFnS[13:8] FnGI). [Table 18-7](#) presents Rx Buffer/Rx FIFO Element Size for different Rx Buffer / Rx FIFO Data Field Size which is configured by way of the MCAN_RXESC register.

Table 18-7. Rx Buffer/Rx FIFO Element Size

| MCAN_RXESC Register RBDS/F0DS/F1DS Bits | Data Field [bytes] | FIFO Element Size [RAM words] |
|--|-----------------------|----------------------------------|
| 000 | 8 | 4 |
| 001 | 12 | 5 |
| 010 | 16 | 6 |
| 011 | 20 | 7 |
| 100 | 24 | 8 |
| 101 | 32 | 10 |
| 110 | 48 | 14 |
| 111 | 64 | 18 |

18.5.13.2.1 Rx FIFO Blocking Mode

The Rx FIFO blocking mode is the default operation mode for the Rx FIFOs and is configured by MCAN_RXFnC[31] FnOM = 0.

If an Rx FIFO full condition is reached (MCAN_RXFnS[21:16] FnPI = MCAN_RXFnS[13:8] FnGI), no further messages are written to the corresponding Rx FIFO until at least one message has been read out and the Rx FIFO Get Index has been incremented. An Rx FIFO full condition is signaled by the MCAN_RXFnS[24] FnF = 1 and interrupt flag MCAN_IR.RF0F/MCAN_IR.RF1F is set.

In case a message is received while the corresponding Rx FIFO is full, this message is rejected and the message lost condition is signaled by MCAN_RXFnS[25] RFnL = 1 and interrupt flag MCAN_IR.RF0L/MCAN_IR.RF1L is set.

18.5.13.2.2 Rx FIFO Overwrite Mode

The Rx FIFO overwrite mode is configured by MCAN_RXFnC[31] FnOM = 1. When an Rx FIFO full condition is reached (MCAN_RXFnS[21:16] FnPI = MCAN_RXFnS[13:8] FnGI) signaled by MCAN_RXFnS[24] FnF = 1, the next accepted message for the FIFO overwrites the oldest FIFO message. Put index/Get index are both incremented by one.

In overwrite mode if an Rx FIFO full condition is signaled, reading of the Rx FIFO elements starts at least at get index + 1. The reason for this is a received message is written to the Message RAM (Put index) while the Host CPU is reading from the Message RAM (Get index). In this case, inconsistent data can be read from the respective Rx FIFO element. The problem is solved by adding an offset to the Get index when reading from the Rx FIFO. The offset depends on how fast the Host CPU accesses the Rx FIFO. [Figure 18-16](#) shows an offset of two with respect to the Get index when reading the Rx FIFO. In this case, the two messages stored in element 1 and 2 are lost.

After reading from the Rx FIFO, the number of the last element read has to be written to the Rx FIFO Acknowledge Index MCAN_RXFnA[5:0] FnAI. This increments the get index to that element number. In case the Put index has not been incremented to this Rx FIFO element, the Rx FIFO full condition is reset (MCAN_RXFnS[24] FnF = 0).




Figure 18-16. Rx FIFO Overflow Handling

18.5.13.3 Dedicated Rx Buffers

The MCAN supports up to 64 dedicated Rx buffers. The start address of the Rx buffers section in the Message RAM is configured by way of the MCAN_RXBC.RBSA field. To store in an Rx Buffer a Standard or Extended Message ID Filter Element with SFEC/EFEC = 111 and SFID2/EFID2[10:9] = 00 has to be configured (see [Section 18.5.16.5](#) and [Section 18.5.16.6](#)).

After a received message has been accepted by a filter element, the message is stored into the Rx Buffer in the Message RAM referenced by the filter element (the format is the same as for an Rx FIFO element). In addition, the flag MCAN_IR.DRX (message stored in Dedicated Rx Buffer) is set.

[Table 18-8](#) shows an example filter configuration for Rx buffers.

Table 18-8. Example Filter Configuration for Rx Buffers

| Filter Element | SFID1[10:0] EFID1[28:0] | SFID2[10:9] EFID2[10:9] | SFID2[5:0] EFID2[5:0] |
|----------------|----------------------------|----------------------------|--------------------------|
| 0 | ID message 1 | 00 | 00 0000 |
| 1 | ID message 2 | 00 | 00 0001 |
| 2 | ID message 3 | 00 | 00 0010 |

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in register MCAN_NDAT1/MCAN_NDAT1 is set. As long as the New Data flag is set, the respective Rx Buffer is locked against updates from received matching frames. The New Data flags must be reset by the Host CPU by writing a 1 to the respective bit position.

While an Rx buffer New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer does not match, causing the acceptance filtering to continue. Following Message ID Filter Elements can cause the received message to be stored into another Rx Buffer, into an Rx FIFO, or the message can be rejected, depending on filter configuration.

18.5.13.3.1 Rx Buffer Handling

Rx Buffer Handling include the following steps:

- Reset interrupt flag MCAN_IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

18.5.14 Tx Handling

The Tx handler is used to handle the Tx requests. The Tx handler controls the transfer of transmit messages from the dedicated Tx buffers, the Tx FIFO, and the Tx Queue to the CAN Core, the Tx Event FIFO, and the Put and Get Index operations. The MCAN module supports up to 32 Tx buffers. These Tx buffers can be configured as dedicated Tx buffers, Tx FIFO, or Tx Queue and as combination of dedicated Tx buffers/Tx FIFO or dedicated Tx buffers/Tx Queue. For each Tx Buffer element Classical CAN or CAN FD transmission mode can be configured. [Section 18.5.16.3](#) describes the Tx Buffer Element. [Table 18-9](#) shows the possible configurations for message transmission.

Table 18-9. Possible Configurations for Message Transmission

| MCAN_CCCR Register | | Tx Buffer Element | | | Frame Transmission |
|--------------------|------|-------------------|---------|-----------------------------------|--------------------|
| BRSE | FDOE | FDF | BRS | | |
| ignored | 0 | ignored | ignored | | Classic CAN |
| 0 | 1 | 0 | ignored | | Classic CAN |
| 0 | 1 | 1 | ignored | CAN FD without bit rate switching | |
| 1 | 1 | 0 | ignored | | Classic CAN |
| 1 | 1 | 1 | 0 | CAN FD without bit rate switching | |
| 1 | 1 | 1 | 1 | CAN FD with bit rate switching | |

When the Tx Buffer Request Pending (MCAN_TXBRP) register is updated, or when a transmission has been started the Tx Handler starts scanning to check for the highest priority pending Tx request. The Tx Buffer with the lowest Message ID has highest priority.

Note

AUTOSAR requires at least three Tx Queue buffers and support of transmit cancellation.

18.5.14.1 Transmit Pause

The transmit pause feature is intended for use in CAN networks where the CAN Message IDs are specific and cannot easily be changed. These Message IDs can have a higher priority than other defined Message IDs, while in a specific application the relative priority can be inverse. This allows for a case where one ECU sends a burst of CAN messages that cause another ECU CAN messages to be delayed (paused).

The transmit pause feature is enabled by the MCAN_CCCR.TXP bit. By default this bit is disabled (MCAN_CCCR.TXP = 0). Each time after successfully transmitted message, a pause for two CAN bit times occurs before the start of the next transmission. This allows the other CAN nodes in the network to transmit messages even if the Message IDs have lower priority.

18.5.14.2 Dedicated Tx Buffers

Dedicated Tx buffers are intended for message transmission under complete control of the Host CPU.

There are two options:

- Each dedicated Tx Buffer is configured with a specific Message ID.
- Two or more dedicated Tx buffers are configured with the same Message ID. In this case the Tx Buffer with the lowest buffer number is transmitted first.

After the data section has been updated, a transmission is requested by an Add Request. This is done using the MCAN_TXBAr[x]ARn bit (where x = 0 to 31). The requested messages arbitrate internally with messages from an optional Tx FIFO or Tx Queue and externally with messages on the CAN bus, and are sent out according to the Message ID.

Table 18-10 shows Tx Buffer/Tx FIFO/Tx Queue Element Size. A Dedicated Tx Buffer allocates element size 32-bit words in the Message RAM. The start address of a dedicated Tx Buffer in the Message RAM is calculated by adding transmit buffer index from 0 to 31 (MCAN_TXFQS.TFQP) × Element size to the Tx Buffer start address MCAN_TXBC.TBSA field.

Table 18-10. Tx Buffer, Tx FIFO, Tx Queue Element Size

| MCAN_TXESC.TBDS | Data Field (bytes) | Element Size (RAM Words) |
|-----------------|--------------------|--------------------------|
| 000 | 8 | 4 |
| 001 | 12 | 5 |
| 010 | 16 | 6 |
| 011 | 20 | 7 |
| 100 | 24 | 8 |
| 101 | 32 | 10 |
| 110 | 48 | 14 |
| 111 | 64 | 18 |

18.5.14.3 Tx FIFO

Tx FIFO mode is configured by setting bit MCAN_TXBC.TFQM = 0. The stored in the Tx FIFO messages are transmitted starting with the message referenced by the Get Index MCAN_TXFQS.TFGI field. After each transmission the Get Index is incremented until the Tx FIFO is empty. The Tx FIFO Free Level MCAN_TXFQS.TFFL field indicates the number of the available free Tx FIFO elements. The Tx FIFO allows transmission of messages with the same Message ID from different Tx buffers in the order these messages have been written to the Tx FIFO.

New transmit messages must be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN_TXFQS.TFQP field. After each Add Request (MCAN_TXBAR[x] ARn = 1), the Put Index is incremented to the next free Tx FIFO element. When the Put Index reaches the Get Index (MCAN_TXFQS.TFQP = MCAN_TXFQS.TFGI), Tx FIFO Full condition is signaled by bit MCAN_TXFQS.TFQF = 1. In this case, no further messages must be written to the Tx FIFO until the next message is transmitted and the Get Index is incremented.

The number of requested Tx buffers must not exceed the number of free Tx buffers, as indicated by the Tx FIFO Free Level MCAN_TXFQS.TFFL field.

In case a transmission request for the Tx Buffer referenced by the Get Index is canceled, the Get Index is incremented to the next Tx Buffer with pending transmission request and the Tx FIFO Free Level MCAN_TXFQS.TFFL field is recalculated. In case transmission cancellation is applied to any other Tx Buffer, the Get Index and the FIFO Free Level remain unchanged.

A Tx FIFO element allocates element size 32-bit words in the Message RAM (see [Table 18-10](#)). The start address of the next available (free) Tx FIFO Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN_TXFQS.TFQP (from 0 to 31) × Element Size to the Tx Buffer Start Address MCAN_TXBC.TBSA field.

18.5.14.4 Tx Queue

Tx Queue mode is configured by setting bit MCAN_TXBC.TFQM = 1. The stored in the Tx Queue messages are transmitted starting with the highest priority message (lowest Message ID). In case two or more Queue buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first.

New transmit messages must be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN_TXFQS.TFQP field. Each Add Request cyclically increments the Put Index to the next free Tx Buffer. In case of Tx Queue Full condition (MCAN_TXFQS.TFQF = 1), the Put Index is not valid and no further message must be written to the Tx Queue until at least one of the requested messages is sent out or a pending transmission request is canceled.

The application can use the MCAN_TXBRP register instead of the Put Index and can place messages to any Tx Buffer without pending transmission request.

A Tx Queue Buffer allocates element size 32-bit words in the Message RAM (see [Table 18-10](#)). The start address of the next available (free) Tx Queue Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN_TXFQS.TFQP (from 0 to 31) × Element Size to the Tx Buffer Start Address MCAN_TXBC.TBSA field.

18.5.14.5 Mixed Dedicated Tx Buffers/Tx FIFO

For this combination the Tx buffers section in the Message RAM is separated in two parts:


- Dedicated Tx buffers: the number of Dedicated Tx buffers is configured by the MCAN_TXBC.NDTB field
- Tx FIFO: the number of Tx buffers assigned to the Tx FIFO is configured by the MCAN_TXBC.TFQS field

If the MCAN_TXBC.TFQS field is empty (zero) - only Dedicated Tx buffers are used.

Tx prioritization:

- Scan Dedicated Tx buffers and oldest pending Tx FIFO Buffer (referenced by the MCAN_TXFQS.TFGI field)
- Buffer with lowest Message ID gets highest priority and is transmitted next

[Figure 18-17](#) shows Mixed Dedicated Tx buffers/Tx FIFO example.



mcan-013

Figure 18-17. Mixed Dedicated Tx Buffers /Tx FIFO (example)

18.5.14.6 Mixed Dedicated Tx Buffers/Tx Queue

For this combination the Tx buffers section in the Message RAM is separated in two parts:


- Dedicated Tx buffers: the number of Dedicated Tx buffers is configured by the MCAN_TXBC.NDTB field
- Tx Queue: the number of Tx buffers assigned to the Tx Queue is configured by the MCAN_TXBC.TFQS field

If MCAN_TXBC.TFQS field is empty (zero) - only Dedicated Tx buffers are used.

Tx prioritization:

- Scan all Tx buffers with activated transmission request
- Tx Buffer with lowest Message ID gets highest priority and is transmitted next

Figure 18-18 shows Mixed Dedicated Tx buffers/Tx Queue example.



mcan-014

Figure 18-18. Mixed Dedicated Tx Buffers /Tx Queue (example)

18.5.14.7 Transmit Cancellation

This feature is especially intended for gateway and AUTOSAR based applications. The Host CPU can cancel a requested transmission from a dedicated Tx Buffer or a Tx Queue Buffer by setting bit MCAN_TXBCR[n] CRn = 1 (where n = 0 - 31). The corresponding bit position n is equivalent to the number of the Tx buffer.

Transmit cancellation is not intended for Tx FIFO operation.

Successful cancellation is signaled by setting the corresponding bit of the MCAN_TXBCF register (MCAN_TXBCF[n] CFn = 1).

If transmission from a Tx Buffer is already ongoing and a transmit cancellation is requested, the corresponding MCAN_TXBRP[n] TRPn bit remains set as long as the transmission is in progress. If the transmission was

successful, the corresponding MCAN_TXBTO[n] TOn and MCAN_TXBCF[n] CFn bits are set. If the transmission was not successful, only the corresponding bit MCAN_TXBCF[n] CFn = 1.

Note

If a pending transmission is canceled immediately before this transmission has started, a short time window occurs where no transmission is started even if another message is also pending in this node. This can enable another node to transmit a message that can have a lower priority than the second message in this node.

18.5.14.8 Tx Event Handling

To support Tx Event Handling, the Message RAM has implemented a Tx Event FIFO section. Up to 32 Tx Event FIFO elements can be configured. [Section 18.5.16.4](#) describes the Tx Event FIFO element. After message transmission on the CAN bus, Message ID and Timestamp are stored in a Tx Event FIFO element. To link a Tx Event to a Tx Event FIFO element, the Message Marker from the transmitted Tx Buffer is copied into the Tx Event FIFO element.

A Tx Event FIFO full condition is signaled by the MCAN_IR.TEFF bit. In this case no further elements are written to the Tx Event FIFO until at least one element has been read out and the Tx Event FIFO Get Index has been incremented (MCAN_TXEFS.EFGI). In case a Tx Event occurs while the Tx Event FIFO is full, this event is rejected and interrupt flag MCAN_IR.TEFL bit is set.

The Tx Event FIFO watermark can be configured to avoid a Tx Event FIFO overflow. When the Tx Event FIFO fill level reaches the Tx Event FIFO watermark configured by the MCAN_TXEFC.EFWM field, interrupt flag MCAN_IR.TEFW is set. When reading from the Tx Event FIFO, two times the Tx Event FIFO Get Index MCAN_TXEFS.EFGI field has to be added to the Tx Event FIFO start address MCAN_TXEFC.EFSA field.

18.5.15 FIFO Acknowledge Handling

The Get Indices of the two Rx FIFOs (Rx FIFO 0 or Rx FIFO 1) and the Tx Event FIFO are controlled by writing to the corresponding FIFO Acknowledge Index (see MCAN_RXF0A, MCAN_RXF1A, and MCAN_TXEFA). Writing to the FIFO Acknowledge Index sets the FIFO Get Index to the FIFO Acknowledge Index plus one and, thereby, updates the FIFO Fill Level.

There are two use cases:

- A single element has been read from the FIFO: the Get Index value is written to the FIFO Acknowledge Index.
- A sequence of elements has been read from the FIFO: the Get Index value (Index of the last element read) is written to the FIFO Acknowledge Index at the end of that read sequence.

The Host CPU has free access to the Message RAM. Special care has to be taken when reading FIFO elements in an arbitrary order (Get Index not considered). This can be useful when reading a High Priority Message from one of the two Rx FIFOs. In this case, the FIFO Acknowledge Index must not be written because this sets the Get Index to a wrong position and also changes the FIFO's Fill Level. In this case, some of the older FIFO elements can be lost.

Note

The application has to make sure that a valid value is written to the FIFO Acknowledge Index. The MCAN module does not check for erroneous values.

18.5.16 Message RAM

The MCAN module has a Message RAM. The main purpose of the Message RAM is to store:

- Received Messages
- Transmit Messages
- Tx Event Elements
- Message ID Filter Elements

18.5.16.1 Message RAM Configuration

The MCAN module is configured to allocate up to 1024 words in the Message RAM. The Message RAM has a width of 32 bits.

The address range of the Message RAM is from 0x0005 8000 to 0x0005 87FF.

The Message RAM is capable to include each of the sections listed in [Figure 18-19](#). It is not necessary to configure each of the sections (a section in the Message RAM can be 0) and there is no restriction with respect to the sequence of the sections. For parity checking or ECC, a respective number of bits has to be added to each word. When the MCAN module addresses the Message RAM, the MCAN addresses 32-bit words. The start addresses are configurable and are 32-bit word addresses.

The element size can be configured for:

- Rx FIFO 0, by way of the MCAN_RXESC.F0DS field
- Rx FIFO, 1 by way of the MCAN_RXESC.F1DS field
- Rx buffers, by way of the MCAN_RXESC.RBDS field
- Tx buffers, by way of the MCAN_TXESC.TBDS field




Figure 18-19. Message RAM Configuration

The Host CPU configures the following information in the Message RAM:

- Start addresses of the memory sections
- Number of elements in each section
- The size of the elements in some sections


Note

The MCAN module does not check for errors in the Message RAM configuration. The configuration of the start addresses of the different sections and the number of elements of each section has to be done carefully. This prevents falsification or loss of data.

18.5.16.2 Rx Buffer and FIFO Element

Up to 64 Rx buffers and two Rx FIFOs can be configured in the Message RAM. Each Rx FIFO section can be configured to store up to 64 received messages. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field by way of the MCAN_RXESC register.

Figure 18-20 shows the Rx Buffer/Rx FIFO element structure. **Table 18-11** shows the Rx Buffer/Rx FIFO element field descriptions.



mcan-016

Figure 18-20. Rx Buffer/Rx FIFO Element Structure

Table 18-11. Rx Buffer/Rx FIFO Element Field Descriptions

| Word | Bits | Field Name | Description |
|------|------|------------|---|
| R0 | 31 | ESI | Error State Indicator <ul style="list-style-type: none"> • 0x0: Transmitting node is error active • 0x1: Transmitting node is error passive |
| | 30 | XTD | Extended Identifier <p>Signals to the Host CPU whether the received frame has a standard or extended identifier.</p> <ul style="list-style-type: none"> • 0x0: 11-bit standard identifier • 0x1: 29-bit extended identifier |
| | 29 | RTR | Remote Transmission Request <p>Signals to the Host CPU whether the received frame is a data frame or a remote frame.</p> <ul style="list-style-type: none"> • 0x0: Received frame is a data frame • 0x1: Received frame is a remote frame <p>Note: There are no remote frames in CAN FD format. In case a CAN FD frame was received (FDF = 1), RTR bit reflects the state of the reserved r1 bit (RES[23]). In CAN FD frames (FDF=1), the dominant RRS (Remote Request Substitution) bit replaces the RTR (Remote Transmission Request) bit.</p> |
| | 28:0 | ID[28:0] | Identifier <p>Standard or extended identifier depending on XTD bit. A standard identifier is stored into ID[28:18].</p> |

Table 18-11. Rx Buffer/Rx FIFO Element Field Descriptions (continued)

| Word | Bits | Field Name | Description |
|-------|------------|------------|--|
| | | | Accepted Non-matching Frame |
| 31 | | ANMF | Acceptance of non-matching frames can be enabled using the MCAN_GFC.ANFS and MCAN_GFC.ANFE fields. <ul style="list-style-type: none"> • 0x0: Received frame matching filter index FIDX field • 0x1: Received frame did not match any Rx filter element |
| 30:24 | FIDX[6:0] | | Filter Index 0x0-0x7F (0-127): Index of matching Rx acceptance filter element (invalid if ANMF = 1). Range is 0 to MCAN_SIDFC.LSS - 1 respectively MCAN_XIDFC.LSE - 1. |
| 23:22 | RES | | Reserved |
| R1 | 21 | FDF | FD Format <ul style="list-style-type: none"> • 0x0: Standard frame format • 0x1: CAN FD frame format (new DLC-coding and CRC) |
| | 20 | BRS | Bit Rate Switch <ul style="list-style-type: none"> • 0x0: Frame received without bit rate switching • 0x1: Frame received with bit rate switching |
| 19:16 | DLC[3:0] | | Data Length Code <ul style="list-style-type: none"> • 0x0-0x8 (0-8): CAN + CAN FD: received frame has 0-8 data bytes • 0x9-0xF (9-15): CAN: received frame has 8 data bytes • 0x9-0xF (9-15): CAN FD: received frame has 12/16/20/24/32/48/64 data bytes |
| 15:0 | RXTS[15:0] | | Rx Timestamp Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN_TSCC.TCP. |
| R2 | 31:24 | DB3[7:0] | Data Byte 3 |
| | 23:16 | DB2[7:0] | Data Byte 2 |
| | 15:8 | DB1[7:0] | Data Byte 1 |
| | 7:0 | DB0[7:0] | Data Byte 0 |
| R3 | 31:24 | DB7[7:0] | Data Byte 7 |
| | 23:16 | DB6[7:0] | Data Byte 6 |
| | 15:8 | DB5[7:0] | Data Byte 5 |
| | 7:0 | DB4[7:0] | Data Byte 4 |
| ... | ... | ... | ... |
| Rn | 31:24 | DBm[7:0] | Data Byte m |
| | 23:16 | DBm-1[7:0] | Data Byte m-1 |
| | 15:8 | DBm-2[7:0] | Data Byte m-2 |
| | 7:0 | DBm-3[7:0] | Data Byte m-3 |

Note: Depending on the configuration of the element size (MCAN_RXESC), between two and sixteen 32-bit words (Rn = 3-17) are used for storage of a CAN message's data field.

18.5.16.3 Tx Buffer Element

The Tx buffers section can be configured to hold dedicated Tx buffers as well as a Tx FIFO/Tx Queue. In case that the Tx buffers section is shared by dedicated Tx buffers and a Tx FIFO/Tx Queue, the dedicated Tx buffers start at the beginning of the Tx buffers section followed by the buffers assigned to the Tx FIFO or Tx Queue. The Tx Handler makes difference between dedicated Tx buffers and Tx FIFO/Tx Queue by way of the MCAN_TXBC.TFQS and MCAN_TXBC.NDTB fields. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field by way of the MCAN_TXESC register.

Figure 18-21 shows the Tx Buffer element structure. Table 18-12 shows the Tx Buffer element field descriptions.




Figure 18-21. Tx Buffer Element Structure

Table 18-12. Tx Buffer Element Field Descriptions

| Word | Bits | Field Name | Description |
|------|------|------------|---|
| | 31 | ESI | Error State Indicator <ul style="list-style-type: none"> • 0x0: ESI bit in CAN FD format depends only on error passive flag • 0x1: ESI bit in CAN FD format transmitted recessive |
| | 30 | XTD | Note: The ESI bit of the transmit buffer is ORed with the error passive flag to decide the value of the ESI bit in the transmitted CAN FD frame. As required by the CAN FD protocol specification, an error active node can optionally transmit the ESI bit recessive, but an error passive node always transmits the ESI bit recessive. |
| T0 | 29 | RTR | Extended Identifier <ul style="list-style-type: none"> • 0x0: 11-bit standard identifier • 0x1: 29-bit extended identifier Remote Transmission Request <ul style="list-style-type: none"> • 0x0: Transmit data frame • 0x1: Transmit remote frame |
| | 28:0 | ID[28:0] | Note: When RTR = 1, the MCAN module transmits a remote frame according to ISO11898-1:2015, even if the MCAN_CCCR.FDOE bit enables the transmission in CAN FD format. Identifier Standard or extended identifier depending on XTD bit. A standard identifier has to be written to ID[28:18]. |

Table 18-12. Tx Buffer Element Field Descriptions (continued)

| Word | Bits | Field Name | Description |
|-------|------------|------------|---|
| | | | Message Marker |
| 31:24 | MM[7:0] | | Written by Host CPU during Tx Buffer configuration. Copied into Tx Event FIFO element for identification of Tx message status (see also MM[7:0] field in Table 18-13). |
| 23 | EFC | | Event FIFO Control <ul style="list-style-type: none"> • 0x0: Don't store Tx events • 0x1: Store Tx events |
| 22 | RES | | Reserved |
| 21 | FDF | | FD Format <ul style="list-style-type: none"> • 0x0: Frame transmitted in Classic CAN format • 0x1: Frame transmitted in CAN FD format |
| T1 | | | Bit Rate Switch <ul style="list-style-type: none"> • 0x0: CAN FD frames transmitted without bit rate switching • 0x1: CAN FD frames transmitted with bit rate switching |
| 20 | BRS | | Note: ESI, FDF, and BRS bits are only evaluated when CAN FD operation is enabled using the MCAN_CCCR.FDOE bit. BRS bit is only evaluated when MCAN_CCCR.BRSE = 1. |
| 19:16 | DLC[3:0] | | Data Length Code <ul style="list-style-type: none"> • 0x0-0x8 (0-8): CAN + CAN FD: transmit frame has 0-8 data bytes • 0x9-0xF (9-15): CAN: transmit frame has 8 data bytes • 0x9-0xF (9-15): CAN FD: transmit frame has 12/16/20/24/32/48/64 data bytes |
| 15:0 | RES | | Reserved |
| 31:24 | DB3[7:0] | | Data Byte 3 |
| 23:16 | DB2[7:0] | | Data Byte 2 |
| 15:8 | DB1[7:0] | | Data Byte 1 |
| 7:0 | DB0[7:0] | | Data Byte 0 |
| 31:24 | DB7[7:0] | | Data Byte 7 |
| 23:16 | DB6[7:0] | | Data Byte 6 |
| 15:8 | DB5[7:0] | | Data Byte 5 |
| 7:0 | DB4[7:0] | | Data Byte 4 |
| ... | ... | ... | ... |
| 31:24 | DBm[7:0] | | Data Byte m |
| 23:16 | DBm-1[7:0] | | Data Byte m-1 |
| 15:8 | DBm-2[7:0] | | Data Byte m-2 |
| 7:0 | DBm-3[7:0] | | Data Byte m-3 |

Note

Depending on the configuration of the element size (MCAN_TXESC), between two and sixteen 32-bit words ($T_n = 3-17$) are used for storage of a CAN message's data field.

18.5.16.4 Tx Event FIFO Element

Each element stores information about transmitted messages. By reading the Tx Event FIFO the Host CPU gets this information in the order the messages were transmitted. Status information about the Tx Event FIFO can be obtained from the MCAN_TXEFS register.

Figure 18-22 shows the Tx Event FIFO element structure. Table 18-13 shows the Tx Event FIFO element field descriptions.




Figure 18-22. Tx Event FIFO Element Structure

Table 18-13. Tx Event FIFO Element Field Descriptions

| Word | Bits | Field Name | Description |
|------|------|------------|---|
| E0 | 31 | ESI | Error State Indicator <ul style="list-style-type: none"> • 0x0: Transmitting node is error active • 0x1: Transmitting node is error passive |
| | 30 | XTD | Extended Identifier <ul style="list-style-type: none"> • 0x0: 11-bit standard identifier • 0x1: 29-bit extended identifier |
| | 29 | RTR | Remote Transmission Request <ul style="list-style-type: none"> • 0x0: Data frame transmitted • 0x1: Remote frame transmitted |
| | 28:0 | ID[28:0] | Identifier Standard or extended identifier depending on XTD bit. A standard identifier has to be written to ID[28:18]. |

Table 18-13. Tx Event FIFO Element Field Descriptions (continued)

| Word | Bits | Field Name | Description |
|------|-------|------------|--|
| | 31:24 | MM[7:0] | <p>Message Marker</p> <p>Copied from Tx Buffer into Tx Event FIFO element for identification of Tx message status (see also MM[7:0] field in Table 18-12).</p> |
| | 23:22 | ET[1:0] | <p>Event Type</p> <ul style="list-style-type: none"> • 0x0: Reserved • 0x1: Tx event • 0x2: Transmission in spite of cancellation (always set for transmissions in DAR mode) • 0x3: Reserved |
| E1 | 21 | FDF | <p>FD Format</p> <ul style="list-style-type: none"> • 0x0: Standard frame format • 0x1: CAN FD frame format (new DLC-coding and CRC) |
| | 20 | BRS | <p>Bit Rate Switch</p> <ul style="list-style-type: none"> • 0x0: Frame transmitted without bit rate switching • 0x1: Frame transmitted with bit rate switching |
| | 19:16 | DLC[3:0] | <p>Data Length Code</p> <ul style="list-style-type: none"> • 0x0-0x8 (0-8): CAN + CAN FD: frame with 0-8 data bytes transmitted • 0x9-0xF (9-15): CAN: frame with 8 data bytes transmitted • 0x9-0xF (9-15): CAN FD: frame with 12/16/20/24/32/48/64 data bytes transmitted |
| | 15:0 | TXTS[15:0] | <p>Tx Timestamp</p> <p>Timestamp Counter value captured on start of frame transmission.</p> <p>Resolution depending on configuration of the Timestamp Counter Prescaler MCAN_TSCC.TCP filed.</p> |

18.5.16.5 Standard Message ID Filter Element

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, the element address is the Filter List Standard Start Address MCAN_SIDFC.FLSSA field plus the index of the filter element (0-127).

[Figure 18-23](#) shows the Standard Message ID Filter element structure. [Table 18-14](#) shows the Standard Message ID Filter element field descriptions.


**Figure 18-23. Standard Message ID Filter Element Structure**

Table 18-14. Standard Message ID Filter Element Field Descriptions

| Word | Bits | Field Name | Description |
|-------|----------|-------------|---|
| | | | Standard Filter Type <ul style="list-style-type: none"> • 0x0: Range filter from SFID1 to SFID2 ($SFID2 \geq SFID1$) • 0x1: Dual ID filter for SFID1 or SFID2 • 0x2: Classic filter: SFID1 = filter; SFID2 = mask • 0x3: Filter element disabled <p>Note: With SFT = 11 the filter element is disabled and the acceptance filtering continues (same behavior as with SFEC = 000)</p> |
| 31:30 | SFT[1:0] | | Standard Filter Element Configuration <p>All enabled filter elements are used for acceptance filtering of standard frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If SFEC = 100, 101, or 110 match sets interrupt flag MCAN_IR.HPM and, if enabled, an interrupt is generated. In this case, the MCAN_HPMS register is updated with the status of the priority match.</p> <ul style="list-style-type: none"> • 0x0: Disable filter element • 0x1: Store in Rx FIFO 0 if filter matches • 0x2: Store in Rx FIFO 1 if filter matches • 0x3: Reject ID if filter matches • 0x4: Set priority if filter matches • 0x5: Set priority and store in FIFO 0 if filter matches • 0x6: Set priority and store in FIFO 1 if filter matches • 0x7: Store into Rx Buffer , configuration of SFT[1:0] ignored |
| S0 | 29:27 | SFEC[2:0] | |
| | 26:16 | SFID1[10:0] | Standard Filter ID 1 <p>When filtering for Rx buffers this field defines the ID of a standard message to be stored. The received identifiers must match exactly, no masking mechanism is used.</p> |
| | 15:11 | RES | Reserved |
| | 10:0 | SFID2[10:0] | Standard Filter ID 2 <p>This bit field has a different meaning depending on the configuration of SFEC:</p> <ul style="list-style-type: none"> • SFEC = 001 - 110: Second ID of standard ID filter element • SFEC = 111: Filter for Rx buffers |
| | | SFID2[10:9] | This filed is decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. <ul style="list-style-type: none"> • 0x0: Store message into an Rx Buffer • 0x1: Debug Message A • 0x2: Debug Message B • 0x3: Debug Message C <p>Note: Debug feature is not supported.</p> |
| | | SFID2[8:6] | This field is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one MCAN_ICKL period in case the filter matches. <p>Note: Only two filter event pins are supported.</p> |
| | | SFID2[5:0] | This field defines the offset to the Rx Buffer Start Address MCAN_RXBC.RBSA field for storage of a matching message. |

18.5.16.6 Extended Message ID Filter Element

Up to 64 filter elements can be configured for 29-bit extended IDs. When accessing an Extended Message ID Filter element, the element address is the Filter List Extended Start Address MCAN_XIDFC.FLESA field plus two times the index of the filter element (0-63).

[Figure 18-24](#) shows the Extended Message ID Filter element structure. [Table 18-15](#) shows the Extended Message ID Filter element field descriptions.




Figure 18-24. Extended Message ID Filter Element Structure

Table 18-15. Extended Message ID Filter Element Field Descriptions

| Word | Bits | Field Name | Description |
|------|-------|-------------|---|
| F0 | 31:29 | EFEC[2:0] | <p>Extended Filter Element Configuration</p> <p>All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If EFEC = 100, 101, or 110 match sets interrupt flag MCAN_IR.HPM and, if enabled, an interrupt is generated. In this case, the MCAN_HPMS register is updated with the status of the priority match.</p> <ul style="list-style-type: none"> • 0x0: Disable filter element • 0x1: Store in Rx FIFO 0 if filter matches • 0x2: Store in Rx FIFO 1 if filter matches • 0x3: Reject ID if filter matches • 0x4: Set priority if filter matches • 0x5: Set priority and store in FIFO 0 if filter matches • 0x6: Set priority and store in FIFO 1 if filter matches • 0x7: Store into Rx Buffer or as debug message, configuration of EFT[1:0] ignored |
| F0 | 28:0 | EFID1[28:0] | <p>Extended Filter ID 1</p> <p>First ID of extended ID filter element.</p> <p>When filtering for Rx buffers this field defines the ID of an extended message to be stored. The received identifiers must match exactly, only XIDAM masking mechanism (see Section 18.5.13.1.5) is used.</p> |

Table 18-15. Extended Message ID Filter Element Field Descriptions (continued)

| Word | Bits | Field Name | Description |
|-------|-------------|------------|---|
| | | | Extended Filter Type |
| 31:30 | EFT[1:0] | | <ul style="list-style-type: none"> • 0x0: Range filter from EFID1 to EFID2 ($EFID2 \geq EFID1$) • 0x1: Dual ID filter for EFID1 or EFID2 • 0x2: Classic filter: $EFID1 = \text{filter}$, $EFID2 = \text{mask}$ • 0x3: Range filter from EFID1 to EFID2 ($EFID2 \geq EFID1$), XIDAM mask not applied |
| 29 | RES | | Reserved |
| | | | Extended Filter ID 2 |
| | EFID2[28:0] | | This bit field has a different meaning depending on the configuration of EFEC: <ul style="list-style-type: none"> • EFEC = 001 - 110: Second ID of extended ID filter element • EFEC = 111: Filter for Rx buffers |
| F1 | | | This field decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. <ul style="list-style-type: none"> • 0x0: Store message into an Rx Buffer • 0x1: Debug Message A • 0x2: Debug Message B • 0x3: Debug Message C <p>Note: Debug feature is not supported.</p> |
| 28:0 | EFID2[10:9] | | |
| | EFID2[8:6] | | This field is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one MCAN_IKCL period in case the filter matches. <p>Note: Only two filter event pins are supported.</p> |
| | EFID2[5:0] | | This field defines the offset to the Rx Buffer Start Address MCAN_RXBC.RBSA field for storage of a matching message. |

18.6 Software

18.6.1 MCAN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/mcan

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

18.6.1.1 MCAN Internal Loopback with Interrupt

FILE: mcan_ex1_loopback.c

This example shows the MCAN Loopback functionality. The internal loopback mode is entered. The sent message should be received by the node. Use the last address of memory for Rx buffer.

External Connections

- None.

Watch Variables

- error - Checks if there is an error that occurred when the data was sent using internal loopback.

18.6.1.2 MCAN Loopback with Interrupts Example Using SYSCONFIG Tool

FILE: mcan_ex3_loopback_syscfg.c

This example illustrates the MCAN Loopback functionality. The internal loopback mode is entered. The message transmitted would be received by the node. The last address of memory is used for the Rx buffer. Peripheral configuration is done through SYSCONFIG

External Connections

- None.

Watch Variables

- error - Checks if there is an error that occurred when the data was sent using internal loopback.

18.6.1.3 MCAN receive using Rx Buffer

FILE: mcan_ex4_receive.c

This example demonstrates the MCAN receive function. Communication is done between two CAN nodes. The transmitting node could be another MCU or a CAN bus analysis tool capable of transmitting CAN FD frames. The transmit and receive pins of the MCAN module should be connected to a CAN transceiver. Nominal Bit Rate of 500 kbps & Data bit rate of 1 Mbps is used

Only Standard frame with message ID 0x4 is received.

If another C2000 MCU is used as the transmitter, mcan_ex3_transmit.c can be run on it for the transmit function.

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- rxMsg

18.6.1.4 MCAN External Reception (with mask filter) into RX-FIFO1

FILE: mcan_ex5_mask_filter_receive.c

This example demonstrates Receiving, with mask filter configuration. The transmitting node could be a CAN FD capable controller or a CAN bus analysis tool capable of transmitting CAN FD frames. Bits 0, 1 & 3 of the identifier are masked. So these bits can have any value. This is achieved by using stdFiltelem.sfid1 = 00000001111 and stdFiltelem.sfid2 (mask 0 for X) = 11111110100, which means any message with an ID of 0b00000001XX are received and stored into the FIFO. i.e. Following STD IDs are received: 0x004, 0x005, 0x006, 0x007, 0x00C, 0x00D, 0x00E, 0x00F. All other IDs are not received. Classic bit-mask filter is used. This example may be used in conjunction with mcan_ex3_transmit.

The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used.

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- rxMsg

18.6.1.5 MCAN Classic frames transmission using Tx Buffer

FILE: mcan_ex7_classic_transmit.c

This simple example shows external communication between the MCAN module and another CAN node. It shows how to transmit classic CAN frames. The GPIOs of MCAN should be connected to a CAN Transceiver. Bit Rate is 500 kbps. Extended Identifier 0x15A5A5A5 is transmitted with 8 data bytes.

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- txMsg

18.6.1.6 MCAN External Reception (with RANGE filter) into RX-FIFO1

FILE: mcan_ex8_range_filter_receive.c

This example demonstrates Receiving, with RANGE filter configuration. The transmitting node could be a CAN FD capable controller or a CAN bus analysis tool capable of transmitting CAN FD frames. Only Extended IDs from 0x1FFFFFF23 to 0x1FFFFFF46 are received. Other IDs are not received. RXFIFO1 starts at an offset of 748 (2EC). MCAN Message RAM starts at 0x58000, so received messages will be copied starting at address 0x582EC. Note that as long as the ID matches, "classic" CAN frames will also be received.

The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used.

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- rxMsg

18.6.1.7 MCAN External Transmit using Tx Buffer

FILE: mcan_ex9_transmit.c

This example demonstrates the MCAN External Transmit function. External communication is done between two CAN nodes. The receiving node could be another MCU or a CAN bus analysis tool capable of Receiving/ACKnowledging transmitted frames. The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used. Standard Identifier (STD ID) 0x4 is transmitted with 64 data bytes. #defines that are not required for this test case have been commented out. However, they have been left in the code should the scope of this code be expanded to include Receive and FIFO functions.

If another C2000 MCU is used as the receiver, mcan_ex4_receive.c can be run on it for the receive function.

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- txMsg

18.6.1.8 MCAN receive using Rx Buffer

FILE: mcan_ex10_receive_multiple_buffers.c

This example demonstrates how to receive MCAN messages in multiple buffers, including the configuration and handling of the messages. Communication is done between atleast two CAN nodes. The transmitting node could be another MCU or a CAN bus analysis tool capable of transmitting CAN FD frames. The transmit and receive pins of the MCAN module should be connected to a CAN transceiver. Nominal Bit Rate of 500 kbps & Data bit rate of 1 Mbps is used

Standard frames with message IDs 0x123, 0x124, 0x125, 0x126 are received. (For Extended frames, same procedure to be followed for configuration by adding Extended Message ID Filter Element(s))

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- rxMsg

18.6.1.9 MCAN Internal Loopback with Interrupt

FILE: mcan_ex12_receive_priority.c

This example shows the MCAN Loopback functionality. The internal loopback mode is entered. The sent message should be received by the node. Use the last address of memory for Rx buffer. This example

demonstrates the MCAN receive function for High Priority Messages. Messages with Message IDs from the range 0x1 to 0xB are received in Rx FIFO 1, while messages with Message IDs 0x3 and 0x9 are marked as High Priority by the receiving CAN node (frames in itself conform to CAN Protocol, Priority is only marked from the perspective of the receiving CAN Node), following which a separate interrupt is generated and the messages can be read.

18.6.1.10 MCAN External Transmit using Tx Buffer

FILE: mcan_ex13_transmit_TxEventFIFO.c

This example demonstrates the usage of Tx Event FIFO. External communication is done between two CAN nodes. The receiving node could be another MCU or a CAN bus analysis tool capable of Receiving/ACKnowledging transmitted frames. The transmit and receive pins of the MCAN module should be connected to a CAN Transceiver. Nominal Bit Rate of 500 kbps and Data bit rate of 1 Mbps is used. Standard Identifier (STD ID) 0x4 is transmitted with 64 data bytes. Tx Event FIFOs store transmit status information from the Tx Buffer allowing the Tx Buffer to be overwritten based on the needs of the application. Message Marker Bits are used to link Tx Event FIFO elements to the Tx Messages, while the Tx Timestamp denotes the counter value for when the message was transmitted.

If another C2000 MCU is used as the receiver, mcan_ex4_receive.c can be run on it for the receive function.

Hardware Required

- A C2000 board with CAN transceiver

External Connections

Both nodes should communicate through CAN FD capable transceivers.

- MCAN is on DEVICE_GPIO_PIN_CANRXA (MCANRXA)
- and DEVICE_GPIO_PIN_CANTXA (MCANTXA)

Watch Variables

- txMsg

18.7 MCAN Registers

This section describes the MCAN module registers.

18.7.1 MCAN Base Address Table

Table 18-16. MCAN Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------------|-------------------|--------------|--------------------|
| Instance | Structure | | | |
| - | - | MCANA_DRIVER_BASE | 0x0005_8000 | YES |
| McanSSsRegs | MCANSS_REGS | MCANASS_BASE | 0x0005_C400 | YES |
| McanRegs | MCAN_REGS | MCANA_BASE | 0x0005_C600 | YES |
| McanErrorRegs | MCAN_ERROR_REGS | MCANA_ERROR_BASE | 0x0005_C800 | YES |

18.7.2 MCANSS_REGS Registers

Table 18-17 lists the memory-mapped registers for the MCANSS_REGS registers. All register offset addresses not listed in **Table 18-17** should be considered as reserved locations and the register contents should not be modified.

Table 18-17. MCANSS_REGS Registers

| Offset (x8) | Offset (x16) | Acronym | Register Name | Write Protection | Section |
|-------------|--------------|--------------------------------------|---|------------------|---------|
| 0h | 0h | MCANSS_PID | MCAN Subsystem Revision Register | Go | |
| 4h | 2h | MCANSS_CTRL | MCAN Subsystem Control Register | Go | |
| 8h | 4h | MCANSS_STAT | MCAN Subsystem Status Register | Go | |
| Ch | 6h | MCANSS_ICS | MCAN Subsystem Interrupt Clear Shadow Register | Go | |
| 10h | 8h | MCANSS_IRS | MCAN Subsystem Interrupt Raw Status Register | Go | |
| 14h | Ah | MCANSS_IECS | MCAN Subsystem Interrupt Enable Clear Shadow Register | Go | |
| 18h | Ch | MCANSS_IE | MCAN Subsystem Interrupt Enable Register | Go | |
| 1Ch | Eh | MCANSS_IES | MCAN Subsystem Interrupt Enable Status | Go | |
| 20h | 10h | MCANSS_EOI | MCAN Subsystem End of Interrupt | Go | |
| 24h | 12h | MCANSS_EXT_TS_PRESCALE R | MCAN Subsystem External Timestamp Prescaler 0 | Go | |
| 28h | 14h | MCANSS_EXT_TS_UNSERVICE D_INTR_CNTNR | MCAN Subsystem External Timestamp Unserviced Interrupts Counter | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 18-18** shows the codes that are used for access types in this section.

Table 18-18. MCANSS_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

18.7.2.1 MCANSS_PID Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 68E05101h]

MCANSS_PID is shown in [Figure 18-25](#) and described in [Table 18-19](#).

Return to the [Summary Table](#).

MCAN Subsystem Revision Register

Figure 18-25. MCANSS_PID Register

| | | | | | | | | | | | | | | | |
|----------|----------|-----------|----|-------|----|----|----------|-------|----|----|------|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| SCHEME | RESERVED | MODULE_ID | | | | | | | | | | | | | |
| R-1h | R-2h | R-8E0h | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | MAJOR | | | RESERVED | MINOR | | | | | | | |
| R-Ah | | | | R-1h | | | R-0h | | | | R-1h | | | | |

Table 18-19. MCANSS_PID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-30 | SCHEME | R | 1h | PID Register Scheme Reset type: SYSRSn |
| 29-28 | RESERVED | R | 2h | Reserved |
| 27-16 | MODULE_ID | R | 8E0h | Module Identification Number Reset type: SYSRSn |
| 15-11 | RESERVED | R | Ah | Reserved |
| 10-8 | MAJOR | R | 1h | Major Revision of the MCAN Subsystem Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-0 | MINOR | R | 1h | Minor Revision of the MCAN Subsystem Reset type: SYSRSn |

18.7.2.2 MCANSS_CTRL Register (Offset (x8) = 4h, Offset (x16) = 2h) [Reset = 00000008h]

MCANSS_CTRL is shown in [Figure 18-26](#) and described in [Table 18-20](#).

Return to the [Summary Table](#).

MCAN Subsystem Control Register

Figure 18-26. MCANSS_CTRL Register

| | | | | | | | |
|----------|----------------|------------|-------------|---------------|----------|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EXT_TS_CNTR_EN | AUTOWAKEUP | WAKEUPREQEN | DBG_SUSP_FREE | RESERVED | | |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-1h | R-0h | | |

Table 18-20. MCANSS_CTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------|------|-------|---|
| 31-7 | RESERVED | R | 0h | Reserved |
| 6 | EXT_TS_CNTR_EN | R/W | 0h | External Timestamp Counter Enable. 0 External timestamp counter disabled 1 External timestamp counter enabled Reset type: SYSRSn |
| 5 | AUTOWAKEUP | R/W | 0h | Automatic Wakeup Enable. Enables the MCANSS to automatically clear the MCAN CCCR.INIT bit, fully waking the MCAN up, on an enabled wakeup request. 0 Disable the automatic write to CCCR.INIT 1 Enable the automatic write to CCCR.INIT Reset type: SYSRSn |
| 4 | WAKEUPREQEN | R/W | 0h | Wakeup Request Enable. Enables the MCANSS to wakeup on CAN RXD activity. 0 Disable wakeup request 1 Enables wakeup request Reset type: SYSRSn |
| 3 | DBG_SUSP_FREE | R/W | 1h | Debug Suspend Free Bit. Enables debug suspend. 0 Disable debug suspend 1 Enable debug suspend Reset type: SYSRSn |
| 2-0 | RESERVED | R | 0h | Reserved |

18.7.2.3 MCANSS_STAT Register (Offset (x8) = 8h, Offset (x16) = 4h) [Reset = 0000000Xh]

MCANSS_STAT is shown in [Figure 18-27](#) and described in [Table 18-21](#).

Return to the [Summary Table](#).

MCAN Subsystem Status Register

Figure 18-27. MCANSS_STAT Register

| | | | | | | | |
|----------|----|----|----|----|-------------|---------------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | ENABLE_FDOE | MEM_INIT_DONE | RESET |
| R-0h | | | | | R-X | R-0h | R-0h |

Table 18-21. MCANSS_STAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|---|
| 31-3 | RESERVED | R | 0h | Reserved |
| 2 | ENABLE_FDOE | R | X | Flexible Datarate Operation Enable. Determines whether CAN FD operation may be enabled via the MCAN core CCCR.FDOE bit (bit 8) or if only standard CAN operation is possible with this instance of the MCAN. 0 MCAN is only capable of standard CAN communication 1 MCAN may be configured to perform CAN FD communication Reset type: SYSRSNs |
| 1 | MEM_INIT_DONE | R | 0h | Memory Initialization Done. 0 Message RAM initialization is in progress 1 Message RAM is initialized for use Reset type: SYSRSNs |
| 0 | RESET | R | 0h | Soft Reset Status. 0 Not in reset 1 Reset is in progress Reset type: SYSRSNs |

18.7.2.4 MCANSS_ICS Register (Offset (x8) = Ch, Offset (x16) = 6h) [Reset = 00000000h]

MCANSS_ICS is shown in [Figure 18-28](#) and described in [Table 18-22](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Clear Shadow Register

Figure 18-28. MCANSS_ICS Register

| | | | | | | | |
|----------|----|----|----|----|----|----|------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EXT_TS_CNTR_OVFL |
| R-0h | | | | | | | R-0/W1C-0h |

Table 18-22. MCANSS_ICS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|---------|-------|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EXT_TS_CNTR_OVFL | R-0/W1C | 0h | External Timestamp Counter Overflow Interrupt Status Clear. Reads always return a 0. 0 Write of '0' has no effect 1 Write of '1' clears the MCANSS_IRS.EXT_TS_CNTR_OVFL bit Reset type: SYSRSn |

18.7.2.5 MCANSS_IRS Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 00000000h]

MCANSS_IRS is shown in [Figure 18-29](#) and described in [Table 18-23](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Raw Status Register

Figure 18-29. MCANSS_IRS Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EXT_TS_CNTR_OVFL |
| R-0h | | | | | | | R/W1S-0h |

Table 18-23. MCANSS_IRS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|-------|-------|--|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EXT_TS_CNTR_OVFL | R/W1S | 0h | External Timestamp Counter Overflow Interrupt Status. This bit is set by HW or by a SW write of '1'. To clear, use the MCANSS_IKS.EXT_TS_CNTR_OVFL bit. 0 External timestamp counter has not overflowed 1 External timestamp counter has overflowed When this bit is set to '1' by HW or SW, the MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.EXT_TS_INTR_CNTNTR bit field will increment by 1. Reset type: SYSRSn |

18.7.2.6 MCANSS_IECS Register (Offset (x8) = 14h, Offset (x16) = Ah) [Reset = 00000000h]

MCANSS_IECS is shown in [Figure 18-30](#) and described in [Table 18-24](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Clear Shadow Register

Figure 18-30. MCANSS_IECS Register

| | | | | | | | |
|----------|----|----|----|----|----|----|-------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EXT_TS_CNTR_OVFL |
| R-0h | | | | | | | R-0/W1C-0h |

Table 18-24. MCANSS_IECS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|---------|-------|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EXT_TS_CNTR_OVFL | R-0/W1C | 0h | External Timestamp Counter Overflow Interrupt Enable Clear. Reads always return a 0. 0 Write of '0' has no effect 1 Write of '1' clears the MCANSS_IER.EXT_TS_CNTR_OVFL bit Reset type: SYSRSn |

18.7.2.7 MCANSS_IE Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 00000000h]

MCANSS_IE is shown in Figure 18-31 and described in Table 18-25.

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Register

Figure 18-31. MCANSS_IE Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EXT_TS_CNTR_OVFL |
| R-0h | | | | | | | R/W1S-0h |

Table 18-25. MCANSS_IE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|-------|-------|--|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EXT_TS_CNTR_OVFL | R/W1S | 0h | External Timestamp Counter Overflow Interrupt Enable. A write of '0' has no effect. A write of '1' sets the MCANSS_IER.EXT_TS_CNTR_OVFL bit. Reset type: SYSRSn |

18.7.2.8 MCANSSIES Register (Offset (x8) = 1Ch, Offset (x16) = Eh) [Reset = 00000000h]

MCANSSIES is shown in [Figure 18-32](#) and described in [Table 18-26](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Status

Figure 18-32. MCANSSIES Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EXT_TS_CNTR_OVFL |
| R-0h | | | | | | | R-0h |

Table 18-26. MCANSSIES Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|------|-------|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EXT_TS_CNTR_OVFL | R | 0h | External Timestamp Counter Overflow Interrupt Enable Status. To set, use the CANSSIE.CANSSIECSEXT_TS_CNTR_OVFL bit. To clear, use the MCANSSIECSEXT_TS_CNTR_OVFL bit. 0 External timestamp counter overflow interrupt is not enabled 1 External timestamp counter overflow interrupt is enabled Reset type: SYSRSn |

18.7.2.9 MCANSS_EOI Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 00000000h]

MCANSS_EOI is shown in [Figure 18-33](#) and described in [Table 18-27](#).

Return to the [Summary Table](#).

MCAN Subsystem End of Interrupt

Figure 18-33. MCANSS_EOI Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|------------|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | EOI | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | R-0/W1S-0h | | | | |

Table 18-27. MCANSS_EOI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7-0 | EOI | R-0/W1S | 0h | End of Interrupt. A write to this register will clear the associated interrupt. If the unserviced interrupt counter is > 1, another interrupt is generated. 0x00 External TS Interrupt is cleared 0x01 MCAN[0] interrupt is cleared 0x02 MCAN[1] interrupt is cleared Other writes are ignored. Reset type: SYSRSn |

18.7.2.10 MCANSS_EXT_TS_PRESCALER Register (Offset (x8) = 24h, Offset (x16) = 12h) [Reset = 00000000h]

MCANSS_EXT_TS_PRESCALER is shown in [Figure 18-34](#) and described in [Table 18-28](#).

Return to the [Summary Table](#).

MCAN Subsystem External Timestamp Prescaler 0

Figure 18-34. MCANSS_EXT_TS_PRESCALER Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | PRESCALER | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 18-28. MCANSS_EXT_TS_PRESCALER Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-0 | PRESCALER | R/W | 0h | External Timestamp Prescaler Reload Value. The external timestamp count rate is the host (system) clock rate divided by this value, except in the case of 0. A zero value in this bit field will act identically to a value of 0x000001. Reset type: SYSRSn |

**18.7.2.11 MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register (Offset (x8) = 28h, Offset (x16) = 14h)
[Reset = 00000000h]**

MCANSS_EXT_TS_UNSERVICED_INTR_CNTR is shown in [Figure 18-35](#) and described in [Table 18-29](#).

Return to the [Summary Table](#).

MCAN Subsystem External Timestamp Unserviced Interrupts Counter

Figure 18-35. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register

| | | | | | | | |
|----------|----|----|------------------|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | EXT_TS_INTR_CNTR | | | | |
| R-0h | | | | | | | |

Table 18-29. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------------|------|-------|--|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4-0 | EXT_TS_INTR_CNTR | R | 0h | External Timestamp Counter Unserviced Rollover Interrupts. If this value is > 1, an MCANSS_EOI write of '1' to bit 0 will issue another interrupt. The status of this bit field is affected by the MCANSS_IRS.EXT_TS_CNTR_OVFL bit field. Reset type: SYSRSn |

18.7.3 MCAN_REGS Registers

Table 18-30 lists the memory-mapped registers for the MCAN_REGS registers. All register offset addresses not listed in **Table 18-30** should be considered as reserved locations and the register contents should not be modified.

Table 18-30. MCAN_REGS Registers

| Offset (x8) | Offset (x16) | Acronym | Register Name | Write Protection | Section |
|-------------|--------------|-----------------|--|------------------|---------|
| 0h | 0h | MCAN_CREL | MCAN Core Release Register | Go | |
| 4h | 2h | MCAN_ENDIAN | MCAN Endian Register | Go | |
| Ch | 6h | MCAN_DBTP | MCAN Data Bit Timing and Prescaler Register | Go | |
| 10h | 8h | MCAN_TEST | MCAN Test Register | Go | |
| 14h | Ah | MCAN_RWD | MCAN RAM Watchdog | Go | |
| 18h | Ch | MCAN_CCCR | MCAN CC Control Register | Go | |
| 1Ch | Eh | MCAN_NBTP | MCAN Nominal Bit Timing and Prescaler Register | Go | |
| 20h | 10h | MCAN_TSConfig | MCAN Timestamp Counter Configuration | Go | |
| 24h | 12h | MCAN_TSCValue | MCAN Timestamp Counter Value | Go | |
| 28h | 14h | MCAN_TOConfig | MCAN Timeout Counter Configuration | Go | |
| 2Ch | 16h | MCAN_TOValue | MCAN Timeout Counter Value | Go | |
| 40h | 20h | MCAN_ECR | MCAN Error Counter Register | Go | |
| 44h | 22h | MCAN_PSR | MCAN Protocol Status Register | Go | |
| 48h | 24h | MCAN_TDConfig | MCAN Transmitter Delay Compensation Register | Go | |
| 50h | 28h | MCAN_IR | MCAN Interrupt Register | Go | |
| 54h | 2Ah | MCAN_IE | MCAN Interrupt Enable | Go | |
| 58h | 2Ch | MCAN_ILS | MCAN Interrupt Line Select | Go | |
| 5Ch | 2Eh | MCAN_ILE | MCAN Interrupt Line Enable | Go | |
| 80h | 40h | MCAN_GFC | MCAN Global Filter Configuration | Go | |
| 84h | 42h | MCAN_SIDFC | MCAN Standard ID Filter Configuration | Go | |
| 88h | 44h | MCAN_XIDFC | MCAN Extended ID Filter Configuration | Go | |
| 90h | 48h | MCAN_XIDAM | MCAN Extended ID and Mask | Go | |
| 94h | 4Ah | MCAN_HPMStatus | MCAN High Priority Message Status | Go | |
| 98h | 4Ch | MCAN_NDAT1 | MCAN New Data 1 | Go | |
| 9Ch | 4Eh | MCAN_NDAT2 | MCAN New Data 2 | Go | |
| A0h | 50h | MCAN_RXF0Config | MCAN Rx FIFO 0 Configuration | Go | |
| A4h | 52h | MCAN_RXF0Status | MCAN Rx FIFO 0 Status | Go | |
| A8h | 54h | MCAN_RXF0Ack | MCAN Rx FIFO 0 Acknowledge | Go | |
| ACh | 56h | MCAN_RXBC | MCAN Rx Buffer Configuration | Go | |
| B0h | 58h | MCAN_RXF1Config | MCAN Rx FIFO 1 Configuration | Go | |
| B4h | 5Ah | MCAN_RXF1Status | MCAN Rx FIFO 1 Status | Go | |
| B8h | 5Ch | MCAN_RXF1Ack | MCAN Rx FIFO 1 Acknowledge | Go | |
| BCh | 5Eh | MCAN_RXESC | MCAN Rx Buffer / FIFO Element Size Configuration | Go | |
| C0h | 60h | MCAN_TXBC | MCAN Tx Buffer Configuration | Go | |
| C4h | 62h | MCAN_TXFQStatus | MCAN Tx FIFO / Queue Status | Go | |
| C8h | 64h | MCAN_TXESC | MCAN Tx Buffer Element Size Configuration | Go | |
| CCh | 66h | MCAN_TXBRP | MCAN Tx Buffer Request Pending | Go | |

Table 18-30. MCAN_REGS Registers (continued)

| Offset (x8) | Offset (x16) | Acronym | Register Name | Write Protection | Section |
|----------------|-----------------|-------------|---|---------------------|---------|
| D0h | 68h | MCAN_TXBAR | MCAN Tx Buffer Add Request | Go | |
| D4h | 6Ah | MCAN_TXBCR | MCAN Tx Buffer Cancellation Request | Go | |
| D8h | 6Ch | MCAN_TXBTO | MCAN Tx Buffer Transmission Occurred | Go | |
| DCh | 6Eh | MCAN_TXBCF | MCAN Tx Buffer Cancellation Finished | Go | |
| E0h | 70h | MCAN_TXBTIE | MCAN Tx Buffer Transmission Interrupt Enable | Go | |
| E4h | 72h | MCAN_TXBCIE | MCAN Tx Buffer Cancellation Finished Interrupt Enable | Go | |
| F0h | 78h | MCAN_TXEFC | MCAN Tx Event FIFO Configuration | Go | |
| F4h | 7Ah | MCAN_TXEFS | MCAN Tx Event FIFO Status | Go | |
| F8h | 7Ch | MCAN_TXEFA | MCAN Tx Event FIFO Acknowledge | Go | |

Complex bit access types are encoded to fit into small table cells. [Table 18-31](#) shows the codes that are used for access types in this section.

Table 18-31. MCAN_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|--------------|--|
| Read Type | | |
| R | R | Read |
| RC | R C | Read to Clear |
| RS | R S | Read to Set |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1SQ | W 1S Q | Write 1 to set Qualified. A condition must be met for this operation to occur. |
| WQ | W Q | Write Qualified. A condition must be met for this operation to occur. |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

18.7.3.1 MCAN_CREL Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 32380608h]

MCAN_CREL is shown in [Figure 18-36](#) and described in [Table 18-32](#).

Return to the [Summary Table](#).

MCAN Core Release Register

Figure 18-36. MCAN_CREL Register

| | | | | | | | | | | | | | | | |
|------|----|----|----|------|----|----|----|---------|----|----|----|------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| REL | | | | STEP | | | | SUBSTEP | | | | YEAR | | | |
| R-3h | | | | R-2h | | | | R-3h | | | | R-8h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MON | | | | | | | | DAY | | | | | | | |
| R-6h | | | | | | | | R-8h | | | | | | | |

Table 18-32. MCAN_CREL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------|------|-------|---|
| 31-28 | REL | R | 3h | Core Release. One digit, BCD-coded. Reset type: SYSRSn |
| 27-24 | STEP | R | 2h | Step of Core Release. One digit, BCD-coded. Reset type: SYSRSn |
| 23-20 | SUBSTEP | R | 3h | Sub-Step of Core Release. One digit, BCD-coded. Reset type: SYSRSn |
| 19-16 | YEAR | R | 8h | Time Stamp Year. One digit, BCD-coded. Reset type: SYSRSn |
| 15-8 | MON | R | 6h | Time Stamp Month. Two digits, BCD-coded. Reset type: SYSRSn |
| 7-0 | DAY | R | 8h | Time Stamp Day. Two digits, BCD-coded. Reset type: SYSRSn |

18.7.3.2 MCAN-ENDN Register (Offset (x8) = 4h, Offset (x16) = 2h) [Reset = 87654321h]

MCAN-ENDN is shown in [Figure 18-37](#) and described in [Table 18-33](#).

Return to the [Summary Table](#).

MCAN Endian Register

Figure 18-37. MCAN-ENDN Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ETV | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-87654321h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 18-33. MCAN-ENDN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-----------|--|
| 31-0 | ETV | R | 87654321h | Endianess Test Value. Reading the constant value maintained in this register allows software to determine the endianess of the host CPU. Reset type: SYSRSn |

18.7.3.3 MCAN_DBTP Register (Offset (x8) = Ch, Offset (x16) = 6h) [Reset = 00000A33h]

MCAN_DBTP is shown in [Figure 18-38](#) and described in [Table 18-34](#).

Return to the [Summary Table](#).

This register is only writable if bits CCCR.CCE and CCCR.INIT are set. The CAN bit time may be programmed in the range of 4 to 49 time quanta. The CAN time quantum may be programmed in the range of 1 to 32 m_can_cclk periods. tq = (DBRP + 1) mtq.

DTSEG1 is the sum of Prop_Seg and Phase_Seg1. DTSEG2 is Phase_Seg2.

Therefore the length of the bit time is (programmed values) [DTSEG1 + DTSEG2 + 3] tq or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq.

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Figure 18-38. MCAN_DBTP Register

| | | | | | | | |
|----------|----------|----|--------|---------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| TDC | RESERVED | | DBRP | | | | |
| R/WQ-0h | R-0h | | | R/WQ-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | DTSEG1 | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DTSEG2 | | | | DSJW | | | |
| R/WQ-3h | | | | | | | |

Table 18-34. MCAN_DBTP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23 | TDC | R/WQ | 0h | Transmitter Delay Compensation 0 Transmitter Delay Compensation disabled 1 Transmitter Delay Compensation enabled +I107 Reset type: SYSRSn |
| 22-21 | RESERVED | R | 0h | Reserved |
| 20-16 | DBRP | R/WQ | 0h | Data Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-8 | DTSEG1 | R/WQ | Ah | Data Time Segment Before Sample Point. Valid values are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

Table 18-34. MCAN_DBTP Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 7-4 | DTSEG2 | R/WQ | 3h | Data Time Segment After Sample Point. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 3-0 | DSJW | R/WQ | 3h | Data Resynchronization Jump Width. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.4 MCAN_TEST Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 000000X0h]

MCAN_TEST is shown in Figure 18-39 and described in Table 18-35.

Return to the [Summary Table](#).

Write access to the Test Register has to be enabled by setting bit CCCR.TEST to '1'. All Test Register functions are set to their reset values when bit CCCR.TEST is reset.

Loop Back Mode and software control of the internal CAN TX pin are hardware test modes. Programming of TX != '00' may disturb the message transfer on the CAN bus.

Figure 18-39. MCAN_TEST Register

| | | | | | | | |
|----------|---------|----|---------|----------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RX | TX | | LBCK | RESERVED | | | |
| R-X | R/WQ-0h | | R/WQ-0h | R-0h | | | |

Table 18-35. MCAN_TEST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7 | RX | R | X | Receive Pin. Monitors the actual value of the CAN receive pin. 0 The CAN bus is dominant (CAN RX pin = '0') 1 The CAN bus is recessive (CAN RX pin = '1') Reset type: SYSRSn |
| 6-5 | TX | R/WQ | 0h | Control of Transmit Pin 00 CAN TX pin controlled by the CAN Core, updated at the end of the CAN bit time 01 Sample Point can be monitored at CAN TX pin 10 Dominant ('0') level at CAN TX pin 11 Recessive ('1') at CAN TX pin Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 4 | LBCK | R/WQ | 0h | Loop Back Mode 0 Reset value, Loop Back Mode is disabled 1 Loop Back Mode is enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 3-0 | RESERVED | R | 0h | Reserved |

18.7.3.5 MCAN_RWD Register (Offset (x8) = 14h, Offset (x16) = Ah) [Reset = 00000000h]

MCAN_RWD is shown in [Figure 18-40](#) and described in [Table 18-36](#).

Return to the [Summary Table](#).

MCAN RAM Watchdog

Figure 18-40. MCAN_RWD Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|---------|----|---|---|---|---|---|---|---|---|---|---|
| RESERVED | | | | | | | | | | | | | | | | WDV | | | | WDC | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R-0h | | | | R/WQ-0h | | | | | | | | | | | |

Table 18-36. MCAN_RWD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-8 | WDV | R | 0h | Watchdog Value. Actual Message RAM Watchdog Counter Value. The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access via the MCAN's Generic Controller Interface starts the Message RAM Watchdog Counter with the value configured by the WDC field. The counter is reloaded with WDC when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag MCAN_IR.WDI is set. The RAM Watchdog Counter is clocked by the host (system) clock. Reset type: SYSRSn |
| 7-0 | WDC | R/WQ | 0h | Watchdog Configuration. Start value of the Message RAM Watchdog Counter. With the reset value of '00' the counter is disabled. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.6 MCAN_CCCR Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 00000001h]

MCAN_CCCR is shown in [Figure 18-41](#) and described in [Table 18-37](#).

Return to the [Summary Table](#).

MCAN CC Control Register

Figure 18-41. MCAN_CCCR Register

| | | | | | | | |
|-----------|---------|-----------|---------|----------|-----------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NISO | TXP | EFBI | PXHD | RESERVED | | BRSE | FDOE |
| R/WQ-0h | R/WQ-0h | R/WQ-0h | R/WQ-0h | R-0h | | R/WQ-0h | R/WQ-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TEST | DAR | MON | CSR | CSA | ASM | CCE | INIT |
| R/W1SQ-0h | R/WQ-0h | R/W1SQ-0h | R/W-0h | R-0h | R/W1SQ-0h | R/WQ-0h | R/W-1h |

Table 18-37. MCAN_CCCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | NISO | R/WQ | 0h | Non ISO Operation. If this bit is set, the MCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0. 0 CAN FD frame format according to ISO 11898-1:2015 1 CAN FD frame format according to Bosch CAN FD Specification V1.0 Reset type: SYSRSn |
| 14 | TXP | R/WQ | 0h | Transmit Pause. If this bit is set, the MCAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame. 0 Transmit pause disabled 1 Transmit pause enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 13 | EFBI | R/WQ | 0h | Edge Filtering during Bus Integration 0 Edge filtering disabled 1 Two consecutive dominant tq required to detect an edge for hard synchronization Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 12 | PXHD | R/WQ | 0h | Protocol Exception Handling Disable 0 Protocol exception handling enabled 1 Protocol exception handling disabled Note: When protocol exception handling is disabled, the MCAN will transmit an error frame when it detects a protocol exception condition. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 11-10 | RESERVED | R | 0h | Reserved |

Table 18-37. MCAN_CCCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|--------|-------|--|
| 9 | BRSE | R/WQ | 0h | Bit Rate Switch Enable 0 Bit rate switching for transmissions disabled 1 Bit rate switching for transmissions enabled Note: When CAN FD operation is disabled FDOE = '0', BRSE is not evaluated. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 8 | FDOE | R/WQ | 0h | Flexible Datarate Operation Enable 0 FD operation disabled 1 FD operation enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 7 | TEST | R/W1SQ | 0h | Test Mode Enable 0 Normal operation, register TEST holds reset values 1 Test Mode, write access to register TEST enabled Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 6 | DAR | R/WQ | 0h | Disable Automatic Retransmission 0 Automatic retransmission of messages not transmitted successfully enabled 1 Automatic retransmission disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 5 | MON | R/W1SQ | 0h | Bus Monitoring Mode. Bit MON can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time. 0 Bus Monitoring Mode is disabled 1 Bus Monitoring Mode is enabled Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 4 | CSR | R/W | 0h | Clock Stop Request 0 No clock stop is requested 1 Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle. Reset type: SYSRSn |
| 3 | CSA | R | 0h | Clock Stop Acknowledge 0 No clock stop acknowledged 1 MCAN may be set in power down by stopping the Host and CAN clocks Reset type: SYSRSn |
| 2 | ASM | R/W1SQ | 0h | Restricted Operation Mode. Bit ASM can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time. 0 Normal CAN operation 1 Restricted Operation Mode active Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

Table 18-37. MCAN_CCCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 1 | CCE | R/WQ | 0h | <p>Configuration Change Enable</p> <p>0 The CPU has no write access to the protected configuration registers</p> <p>1 The CPU has write access to the protected configuration registers (while CCCR.INIT = '1')</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p> |
| 0 | INIT | R/W | 1h | <p>Initialization</p> <p>0 Normal Operation</p> <p>1 Initialization is started</p> <p>Note: Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to INIT can be read back. Therefore the programmer has to assure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value.</p> <p>Reset type: SYSRSn</p> |

18.7.3.7 MCAN_NBTP Register (Offset (x8) = 1Ch, Offset (x16) = Eh) [Reset = 06000A03h]

MCAN_NBTP is shown in [Figure 18-42](#) and described in [Table 18-38](#).

Return to the [Summary Table](#).

This register is only writable if bits CCCR.CCE and CCCR.INIT are set. The CAN bit time may be programmed in the range of 4 to 385 time quanta. The CAN time quantum may be programmed in the range of 1 to 512 m_can_cclk periods. tq = (NBRP + 1) mtq.

NTSEG1 is the sum of Prop_Seg and Phase_Seg1. NTSEG2 is Phase_Seg2.

Therefore the length of the bit time is (programmed values) [NTSEG1 + NTSEG2 + 3] tq or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq.

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Note: With a CAN clock of 8 MHz, the reset value of 0x06000A03 configures the MCAN for a bit rate of 500 kBit/s.

Figure 18-42. MCAN_NBTP Register

| | | | | | | | |
|----------|----|---------|----|----|----|----|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| NSJW | | | | | | | NBRP |
| R/WQ-3h | | | | | | | R/WQ-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| NBRP | | | | | | | |
| R/WQ-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| NTSEG1 | | | | | | | |
| R/WQ-Ah | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | NTSEG2 | | | | | |
| R-0h | | R/WQ-3h | | | | | |

Table 18-38. MCAN_NBTP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-25 | NSJW | R/WQ | 3h | Nominal (Re)Synchronization Jump Width. Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 24-16 | NBRP | R/WQ | 0h | Nominal Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 15-8 | NTSEG1 | R/WQ | Ah | Nominal Time Segment Before Sample Point. Valid values are 1 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |

Table 18-38. MCAN_NBTP Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 6-0 | NTSEG2 | R/WQ | 3h | Nominal Time Segment After Sample Point. Valid values are 1 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.8 MCAN_TSCC Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 00000000h]

MCAN_TSCC is shown in [Figure 18-43](#) and described in [Table 18-39](#).

Return to the [Summary Table](#).

MCAN Timestamp Counter Configuration

Figure 18-43. MCAN_TSCC Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | TCP | | | |
| R-0h | | | | | | | | | | | | R/WQ-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | TSS | | | |
| R-0h | | | | | | | | | | | | R/WQ-0h | | | |

Table 18-39. MCAN_TSCC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-16 | TCP | R/WQ | 0h | <p>Timestamp Counter Prescaler. Configures the timestamp and timeout counters time unit in multiples of CAN bit times. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.</p> <p>Note: With CAN FD an external counter is required for timestamp generation (TSS = '10').</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p> |
| 15-2 | RESERVED | R | 0h | Reserved |
| 1-0 | TSS | R/WQ | 0h | <p>Timestamp Select</p> <p>00 Timestamp counter value always 0x0000</p> <p>01 Timestamp counter value incremented according to TCP</p> <p>10 External timestamp counter value used</p> <p>11 Same as '00'</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p> |

18.7.3.9 MCAN_TSCV Register (Offset (x8) = 24h, Offset (x16) = 12h) [Reset = 00000000h]

MCAN_TSCV is shown in [Figure 18-44](#) and described in [Table 18-40](#).

Return to the [Summary Table](#).

MCAN Timestamp Counter Value

Figure 18-44. MCAN_TSCV Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | TSC | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 18-40. MCAN_TSCV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-0 | TSC | R/W | 0h | <p>Timestamp Counter. The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When TSCC.TSS = '01', the Timestamp Counter is incremented in multiples of CAN bit times, [1...16], depending on the configuration of TSCC.TCP. A wrap around sets interrupt flag IR.TSW. Write access resets the counter to zero. When TSCC.TSS = '10', TSC reflects the External Timestamp Counter value, and a write access has no impact.</p> <p>Note: A 'wrap around' is a change of the Timestamp Counter value from non-zero to zero not caused by write access to MCAN_TSCV.</p> <p>Reset type: SYSRSn</p> |

18.7.3.10 MCAN_TOCC Register (Offset (x8) = 28h, Offset (x16) = 14h) [Reset = FFFF0000h]

MCAN_TOCC is shown in [Figure 18-45](#) and described in [Table 18-41](#).

Return to the [Summary Table](#).

MCAN Timeout Counter Configuration

Figure 18-45. MCAN_TOCC Register

| | | | | | | | |
|------------|----|----|----|----|---------|---------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| TOP | | | | | | | |
| R/WQ-FFFFh | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| TOP | | | | | | | |
| R/WQ-FFFFh | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | TOS | ETOC | |
| R-0h | | | | | R/WQ-0h | R/WQ-0h | |

Table 18-41. MCAN_TOCC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | TOP | R/WQ | FFFFh | Timeout Period. Start value of the Timeout Counter (down-counter). Configures the Timeout Period. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 15-3 | RESERVED | R | 0h | Reserved |
| 2-1 | TOS | R/WQ | 0h | Timeout Select. When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC.TOP. Down-counting is started when the first FIFO element is stored. 00 Continuous operation 01 Timeout controlled by Tx Event FIFO 10 Timeout controlled by Rx FIFO 0 11 Timeout controlled by Rx FIFO 1 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 0 | ETOC | R/WQ | 0h | Enable Timeout Counter 0 Timeout Counter disabled 1 Timeout Counter enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.11 MCAN_TOCV Register (Offset (x8) = 2Ch, Offset (x16) = 16h) [Reset = 0000FFFFh]

MCAN_TOCV is shown in [Figure 18-46](#) and described in [Table 18-42](#).

Return to the [Summary Table](#).

MCAN Timeout Counter Value

Figure 18-46. MCAN_TOCV Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | TOC | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-FFFFh | | | | | | | | | | | | | | | |

Table 18-42. MCAN_TOCV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-0 | TOC | R/W | FFFFh | Timeout Counter. The Timeout Counter is decremented in multiples of CAN bit times, [1...16], depending on the configuration of TSCC.TCP. When decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS. Reset type: SYSRSn |

18.7.3.12 MCAN_ECR Register (Offset (x8) = 40h, Offset (x16) = 20h) [Reset = 00000000h]

MCAN_ECR is shown in [Figure 18-47](#) and described in [Table 18-43](#).

Return to the [Summary Table](#).

MCAN Error Counter Register

Figure 18-47. MCAN_ECR Register

| | | | | | | | | | | | | | | | |
|----------|------|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | CEL | | | | | | | |
| R-0h | | | | | | | | RC-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RP | REC | | | | | | | TEC | | | | | | | |
| R-0h | R-0h | | | | | | | R-0h | | | | | | | |

Table 18-43. MCAN_ECR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | CEL | RC | 0h | CAN Error Logging. The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF. the next increment of TEC or REC sets interrupt flag IR.ELO. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn |
| 15 | RP | R | 0h | Receive Error Passive 0 The Receive Error Counter is below the error passive level of 128 1 The Receive Error Counter has reached the error passive level of 128 Reset type: SYSRSn |
| 14-8 | REC | R | 0h | Receive Error Counter. Actual state of the Receive Error Counter, values between 0 and 127. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn |
| 7-0 | TEC | R | 0h | Transmit Error Counter. Actual state of the Transmit Error Counter, values between 0 and 255. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn |

18.7.3.13 MCAN_PSR Register (Offset (x8) = 44h, Offset (x16) = 22h) [Reset = 00000707h]

MCAN_PSR is shown in [Figure 18-48](#) and described in [Table 18-44](#).

Return to the [Summary Table](#).

MCAN Protocol Status Register

Figure 18-48. MCAN_PSR Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| TDCV | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| PXE | | | | | | | |
| RFDF | | | | | | | |
| RBRS | | | | | | | |
| RESI | | | | | | | |
| DLEC | | | | | | | |
| R-0h | | | | | | | |
| RC-0h | | | | | | | |
| RC-0h | | | | | | | |
| RC-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BO | | | | | | | |
| EW | | | | | | | |
| EP | | | | | | | |
| ACT | | | | | | | |
| R-0h | | | | | | | |
| R-0h | | | | | | | |
| RS-7h | | | | | | | |
| RS-7h | | | | | | | |

Table 18-44. MCAN_PSR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-23 | RESERVED | R | 0h | Reserved |
| 22-16 | TDCV | R | 0h | Transmitter Delay Compensation Value. Position of the secondary sample point, defined by the sum of the measured delay from the internal CAN TX signal to the internal CAN RX signal and TDCR.TDCO. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq. Reset type: SYSRSn |
| 15 | RESERVED | R | 0h | Reserved |
| 14 | PXE | RC | 0h | Protocol Exception Event 0 No protocol exception event occurred since last read access 1 Protocol exception event occurred Reset type: SYSRSn |
| 13 | RFDF | RC | 0h | Received a CAN FD Message. This bit is set independent of acceptance filtering. 0 Since this bit was reset by the CPU, no CAN FD message has been received 1 Message in CAN FD format with FDF flag set has been received Reset type: SYSRSn |
| 12 | RBRS | RC | 0h | BRS Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its BRS flag set 1 Last received CAN FD message had its BRS flag set Reset type: SYSRSn |
| 11 | RESI | RC | 0h | ESI Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its ESI flag set 1 Last received CAN FD message had its ESI flag set Reset type: SYSRSn |

Table 18-44. MCAN_PSR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 10-8 | DLEC | RS | 7h | Data Phase Last Error Code. Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error. Reset type: SYSRSn |
| 7 | BO | R | 0h | Bus_Off Status 0 The M_CAN is not Bus_Off 1 The M_CAN is in Bus_Off state Reset type: SYSRSn |
| 6 | EW | R | 0h | Warning Status 0 Both error counters are below the Error_Warning limit of 96 1 At least one of error counter has reached the Error_Warning limit of 96 Reset type: SYSRSn |
| 5 | EP | R | 0h | Error Passive 0 The M_CAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 1 The M_CAN is in the Error_Passive state Reset type: SYSRSn |
| 4-3 | ACT | R | 0h | Node Activity. Monitors the module's CAN communication state. 00 Synchronizing - node is synchronizing on CAN communication 01 Idle - node is neither receiver nor transmitter 10 Receiver - node is operating as receiver 11 Transmitter - node is operating as transmitter Note: ACT is set to '00' by a Protocol Exception Event. Reset type: SYSRSn |

Table 18-44. MCAN_PSR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 2-0 | LEC | RS | 7h | <p>Last Error Code. The LEC indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error.</p> <p>0 No Error: No error occurred since LEC has been reset by successful reception or transmission.</p> <p>1 Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.</p> <p>2 Form Error: A fixed format part of a received frame has the wrong format.</p> <p>3 AckError: The message transmitted by the MCAN was not acknowledged by another node.</p> <p>4 Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.</p> <p>5 Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).</p> <p>6 CRCError: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.</p> <p>7 NoChange: Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last CPU read access to the Protocol Status Register.</p> <p>Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in DLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.</p> <p>Note: The Bus_Off recovery sequence (see ISO 11898-1:2015) cannot be shortened by setting or resetting CCCR.INIT. If the device goes Bus_Off, it will set CCCR.INIT of its own accord, stopping all bus activities. Once CCCR.INIT has been cleared by the CPU, the device will then wait for 129 occurrences of Bus Idle (129 * 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of CCCR.INIT, each time a sequence of 11 recessive bits has been monitored, a Bit0Error code is written to PSR.LEC, enabling the CPU to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus_Off recovery sequence. ECR.REC is used to count these sequences.</p> <p>Reset type: SYSRSn</p> |

18.7.3.14 MCAN_TDCR Register (Offset (x8) = 48h, Offset (x16) = 24h) [Reset = 00000000h]

MCAN_TDCR is shown in [Figure 18-49](#) and described in [Table 18-45](#).

Return to the [Summary Table](#).

MCAN Transmitter Delay Compensation Register

Figure 18-49. MCAN_TDCR Register

| | | | | | | | |
|----------|---------|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | TDCO | | | | | | |
| R-0h | R/WQ-0h | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TDCF | | | | | | |
| R-0h | R/WQ-0h | | | | | | |

Table 18-45. MCAN_TDCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | RESERVED | R | 0h | Reserved |
| 14-8 | TDCO | R/WQ | 0h | Transmitter Delay Compensation Offset. Offset value defining the distance between the measured delay from the internal CAN TX signal to the internal CAN RX signal and the secondary sample point. Valid values are 0 to 127 mtq. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6-0 | TDCF | R/WQ | 0h | Transmitter Delay Compensation Filter Window Length. Defines the minimum value for the SSP position, dominant edges on the internal CAN RX signal that would result in an earlier SSP position are ignored for transmitter delay measurement. The feature is enabled when TDCF is configured to a value greater than TDCO. Valid values are 0 to 127 mtq. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.15 MCAN_IR Register (Offset (x8) = 50h, Offset (x16) = 28h) [Reset = 80000000h]

MCAN_IR is shown in [Figure 18-50](#) and described in [Table 18-46](#).

Return to the [Summary Table](#).

The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host clears them. Aflag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. Ahard reset will clear the register. The configuration of IE controls whether an interrupt is generated. The configuration of ILS controls on which interrupt line an interrupt is signalled.

Figure 18-50. MCAN_IR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RESERVED | RESERVED | ARA | PED | PEA | WDI | BO | EW |
| R-1h | R-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| EP | ELO | BEU | RESERVED | DRX | TOO | MRAF | TSW |
| R/W1C-0h | R/W1C-0h | R/W1C-0h | R-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TEFL | TEFF | TEFW | TEFN | TFE | TCF | TC | HPM |
| R/W1C-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RF1L | RF1F | RF1W | RF1N | RF0L | RF0F | RF0W | RF0N |
| R/W1C-0h |

Table 18-46. MCAN_IR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 31 | RESERVED | R | 1h | Reserved |
| 30 | RESERVED | R | 0h | Reserved |
| 29 | ARA | R/W1C | 0h | Access to Reserved Address 0 No access to reserved address occurred 1 Access to reserved address occurred Reset type: SYSRSn |
| 28 | PED | R/W1C | 0h | Protocol Error in Data Phase (Data Bit Time is used) 0 No protocol error in data phase 1 Protocol error in data phase detected (PSR.DLEC != 0,7) Reset type: SYSRSn |
| 27 | PEA | R/W1C | 0h | Protocol Error in Arbitration Phase (Nominal Bit Time is used) 0 No protocol error in arbitration phase 1 Protocol error in arbitration phase detected (PSR.LEC != 0,7) Reset type: SYSRSn |
| 26 | WDI | R/W1C | 0h | Watchdog Interrupt 0 No Message RAM Watchdog event occurred 1 Message RAM Watchdog event due to missing READY Reset type: SYSRSn |
| 25 | BO | R/W1C | 0h | Bus_Off Status 0 Bus_Off status unchanged 1 Bus_Off status changed Reset type: SYSRSn |
| 24 | EW | R/W1C | 0h | Warning Status 0 Error_Warning status unchanged 1 Error_Warning status changed Reset type: SYSRSn |

Table 18-46. MCAN_IR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|--|
| 23 | EP | R/W1C | 0h | Error Passive 0 Error_Passive status unchanged 1 Error_Passive status changed Reset type: SYSRSn |
| 22 | ELO | R/W1C | 0h | Error Logging Overflow 0 CAN Error Logging Counter did not overflow 1 Overflow of CAN Error Logging Counter occurred Reset type: SYSRSn |
| 21 | BEU | R/W1C | 0h | Bit Error Uncorrected. Message RAM bit error detected, uncorrected. This bit is set when a double bit error is detected by the ECC aggregator attached to the Message RAM. An uncorrected Message RAM bit error sets CCCR.INIT to '1'. This is done to avoid transmission of corrupted data. 0 No bit error detected when reading from Message RAM 1 Bit error detected, uncorrected (e.g. parity logic) Reset type: SYSRSn |
| 20 | RESERVED | R | 0h | Reserved |
| 19 | DRX | R/W1C | 0h | Message Stored to Dedicated Rx Buffer. The flag is set whenever a received message has been stored into a dedicated Rx Buffer. 0 No Rx Buffer updated 1 At least one received message stored into an Rx Buffer Reset type: SYSRSn |
| 18 | TOO | R/W1C | 0h | Timeout Occurred 0 No timeout 1 Timeout reached Reset type: SYSRSn |
| 17 | MRAF | R/W1C | 0h | Message RAM Access Failure. The flag is set, when the Rx Handler: - has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. - was not able to write a message to the Message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN is switched into Restricted Operation Mode. To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM. 0 No Message RAM access failure occurred 1 Message RAM access failure occurred Reset type: SYSRSn |
| 16 | TSW | R/W1C | 0h | Timestamp Wraparound 0 No timestamp counter wrap-around 1 Timestamp counter wrapped around Reset type: SYSRSn |
| 15 | TEFL | R/W1C | 0h | Tx Event FIFO Element Lost 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero Reset type: SYSRSn |
| 14 | TEFF | R/W1C | 0h | Tx Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full Reset type: SYSRSn |

Table 18-46. MCAN_IR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 13 | TEFW | R/W1C | 0h | Tx Event FIFO Watermark Reached 0 Tx Event FIFO fill level below watermark 1 Tx Event FIFO fill level reached watermark Reset type: SYSRSn |
| 12 | TEFN | R/W1C | 0h | Tx Event FIFO New Entry 0 Tx Event FIFO unchanged 1 Tx Handler wrote Tx Event FIFO element Reset type: SYSRSn |
| 11 | TFE | R/W1C | 0h | Tx FIFO Empty 0 Tx FIFO non-empty 1 Tx FIFO empty Reset type: SYSRSn |
| 10 | TCF | R/W1C | 0h | Transmission Cancellation Finished 0 No transmission cancellation finished 1 Transmission cancellation finished Reset type: SYSRSn |
| 9 | TC | R/W1C | 0h | Transmission Completed 0 No transmission completed 1 Transmission completed Reset type: SYSRSn |
| 8 | HPM | R/W1C | 0h | High Priority Message 0 No high priority message received 1 High priority message received Reset type: SYSRSn |
| 7 | RF1L | R/W1C | 0h | Rx FIFO 1 Message Lost 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Reset type: SYSRSn |
| 6 | RF1F | R/W1C | 0h | Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full Reset type: SYSRSn |
| 5 | RF1W | R/W1C | 0h | Rx FIFO 1 Watermark Reached 0 Rx FIFO 1 fill level below watermark 1 Rx FIFO 1 fill level reached watermark Reset type: SYSRSn |
| 4 | RF1N | R/W1C | 0h | Rx FIFO 1 New Message 0 No new message written to Rx FIFO 1 1 New message written to Rx FIFO 1 Reset type: SYSRSn |
| 3 | RF0L | R/W1C | 0h | Rx FIFO 0 Message Lost 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Reset type: SYSRSn |
| 2 | RF0F | R/W1C | 0h | Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full Reset type: SYSRSn |
| 1 | RF0W | R/W1C | 0h | Rx FIFO 0 Watermark Reached 0 Rx FIFO 0 fill level below watermark 1 Rx FIFO 0 fill level reached watermark Reset type: SYSRSn |

Table 18-46. MCAN_IR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | RF0N | R/W1C | 0h | Rx FIFO 0 New Message 0 No new message written to Rx FIFO 0 1 New message written to Rx FIFO 0 Reset type: SYSRSn |

18.7.3.16 MCAN_IE Register (Offset (x8) = 54h, Offset (x16) = 2Ah) [Reset = 00000000h]

MCAN_IE is shown in [Figure 18-51](#) and described in [Table 18-47](#).

[Return to the Summary Table.](#)

MCAN Interrupt Enable

Figure 18-51. MCAN_IE Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | ARAE | PEDE | PEAE | WDIE | BOE | EWE |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| EPE | ELOE | BEUE | BECE | DRXE | TOOE | MRAFE | TSWE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TEFLE | TEFFE | TEFWE | TEFNE | TFEE | TCFE | TCE | HPME |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RF1LE | RF1FE | RF1WE | RF1NE | RF0LE | RF0FE | RF0WE | RF0NE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 18-47. MCAN_IE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-30 | RESERVED | R | 0h | Reserved |
| 29 | ARAE | R/W | 0h | Access to Reserved Address Enable Reset type: SYSRSn |
| 28 | PEDE | R/W | 0h | Protocol Error in Data Phase Enable Reset type: SYSRSn |
| 27 | PEAE | R/W | 0h | Protocol Error in Arbitration Phase Enable Reset type: SYSRSn |
| 26 | WDIE | R/W | 0h | Watchdog Interrupt Enable Reset type: SYSRSn |
| 25 | BOE | R/W | 0h | Bus_Off Status Enable Reset type: SYSRSn |
| 24 | EWE | R/W | 0h | Warning Status Enable Reset type: SYSRSn |
| 23 | EPE | R/W | 0h | Error Passive Enable Reset type: SYSRSn |
| 22 | ELOE | R/W | 0h | Error Logging Overflow Enable Reset type: SYSRSn |
| 21 | BEUE | R/W | 0h | Bit Error Uncorrected Enable Reset type: SYSRSn |
| 20 | BECE | R/W | 0h | Bit Error Corrected Enable A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It advised for the user to use these registers and leave this bit cleared to '0'. Reset type: SYSRSn |
| 19 | DRXE | R/W | 0h | Message Stored to Dedicated Rx Buffer Enable Reset type: SYSRSn |
| 18 | TOOE | R/W | 0h | Timeout Occurred Enable Reset type: SYSRSn |

Table 18-47. MCAN_IE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 17 | MRAFE | R/W | 0h | Message RAM Access Failure Enable Reset type: SYSRSn |
| 16 | TSWE | R/W | 0h | Timestamp Wraparound Enable Reset type: SYSRSn |
| 15 | TEFLE | R/W | 0h | Tx Event FIFO Element Lost Enable Reset type: SYSRSn |
| 14 | TEFFE | R/W | 0h | Tx Event FIFO Full Enable Reset type: SYSRSn |
| 13 | TEFWE | R/W | 0h | Tx Event FIFO Watermark Reached Enable Reset type: SYSRSn |
| 12 | TEFNE | R/W | 0h | Tx Event FIFO New Entry Enable Reset type: SYSRSn |
| 11 | TFEE | R/W | 0h | Tx FIFO Empty Enable Reset type: SYSRSn |
| 10 | TCFE | R/W | 0h | Transmission Cancellation Finished Enable Reset type: SYSRSn |
| 9 | TCE | R/W | 0h | Transmission Completed Enable Reset type: SYSRSn |
| 8 | HPME | R/W | 0h | High Priority Message Enable Reset type: SYSRSn |
| 7 | RF1LE | R/W | 0h | Rx FIFO 1 Message Lost Enable Reset type: SYSRSn |
| 6 | RF1FE | R/W | 0h | Rx FIFO 1 Full Enable Reset type: SYSRSn |
| 5 | RF1WE | R/W | 0h | Rx FIFO 1 Watermark Reached Enable Reset type: SYSRSn |
| 4 | RF1NE | R/W | 0h | Rx FIFO 1 New Message Enable Reset type: SYSRSn |
| 3 | RF0LE | R/W | 0h | Rx FIFO 0 Message Lost Enable Reset type: SYSRSn |
| 2 | RF0FE | R/W | 0h | Rx FIFO 0 Full Enable Reset type: SYSRSn |
| 1 | RF0WE | R/W | 0h | Rx FIFO 0 Watermark Reached Enable Reset type: SYSRSn |
| 0 | RF0NE | R/W | 0h | Rx FIFO 0 New Message Enable Reset type: SYSRSn |

18.7.3.17 MCAN_ILS Register (Offset (x8) = 58h, Offset (x16) = 2Ch) [Reset = 00000000h]

MCAN_ILS is shown in [Figure 18-52](#) and described in [Table 18-48](#).

Return to the [Summary Table](#).

The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the Interrupt Register to one of the two module interrupt lines. For interrupt generation the respective interrupt line has to be enabled via ILE.EINT0 and ILE.EINT1.

Figure 18-52. MCAN_ILS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|--------|--------|--------|--------|--------|--------|--------|
| RESERVED | | ARAL | PEDL | PEAL | WDIL | BOL | EWL |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| EPL | ELOL | BEUL | BECL | DRXL | TOOL | MRAFL | TSWL |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TEFLL | TEFFL | TEFWL | TEFNLL | TFEL | TCFL | TCL | HPML |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RF1LL | RF1FL | RF1WL | RF1NL | RF0LL | RF0FL | RF0WL | RF0NL |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 18-48. MCAN_ILS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-30 | RESERVED | R | 0h | Reserved |
| 29 | ARAL | R/W | 0h | Access to Reserved Address Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 28 | PEDL | R/W | 0h | Protocol Error in Data Phase Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 27 | PEAL | R/W | 0h | Protocol Error in Arbitration Phase Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 26 | WDIL | R/W | 0h | Watchdog Interrupt Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 25 | BOL | R/W | 0h | Bus_Off Status Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 24 | EWL | R/W | 0h | Warning Status Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 23 | EPL | R/W | 0h | Error Passive Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |

Table 18-48. MCAN_ILS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 22 | ELOL | R/W | 0h | Error Logging Overflow Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 21 | BEUL | R/W | 0h | Bit Error Uncorrected Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 20 | BECL | R/W | 0h | Bit Error Corrected Line A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It advised for the user to use these registers and leave the MCAN_IE.BECE bit cleared to '0' (disabled), thereby relegating this bit to not applicable. Reset type: SYSRSn |
| 19 | DRXL | R/W | 0h | Message Stored to Dedicated Rx Buffer Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 18 | TOOL | R/W | 0h | Timeout Occurred Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 17 | MRAFL | R/W | 0h | Message RAM Access Failure Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 16 | TSWL | R/W | 0h | Timestamp Wraparound Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 15 | TEFLL | R/W | 0h | Tx Event FIFO Element Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 14 | TEFFL | R/W | 0h | Tx Event FIFO Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 13 | TEFWL | R/W | 0h | Tx Event FIFO Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 12 | TEFNL | R/W | 0h | Tx Event FIFO New Entry Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 11 | TFEL | R/W | 0h | Tx FIFO Empty Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 10 | TCFL | R/W | 0h | Transmission Cancellation Finished Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |

Table 18-48. MCAN_ILS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 9 | TCL | R/W | 0h | Transmission Completed Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 8 | HPML | R/W | 0h | High Priority Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 7 | RF1LL | R/W | 0h | Rx FIFO 1 Message Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 6 | RF1FL | R/W | 0h | Rx FIFO 1 Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 5 | RF1WL | R/W | 0h | Rx FIFO 1 Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 4 | RF1NL | R/W | 0h | Rx FIFO 1 New Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 3 | RF0LL | R/W | 0h | Rx FIFO 0 Message Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 2 | RF0FL | R/W | 0h | Rx FIFO 0 Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 1 | RF0WL | R/W | 0h | Rx FIFO 0 Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |
| 0 | RF0NL | R/W | 0h | Rx FIFO 0 New Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn |

18.7.3.18 MCAN_ILE Register (Offset (x8) = 5Ch, Offset (x16) = 2Eh) [Reset = 00000000h]

MCAN_ILE is shown in [Figure 18-53](#) and described in [Table 18-49](#).

Return to the [Summary Table](#).

MCAN Interrupt Line Enable

Figure 18-53. MCAN_ILE Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | EINT1 | EINT0 |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 18-49. MCAN_ILE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | EINT1 | R/W | 0h | Enable Interrupt Line 1 0 Interrupt Line 1 is disabled 1 Interrupt Line 1 is enabled Reset type: SYSRSn |
| 0 | EINT0 | R/W | 0h | Enable Interrupt Line 0 0 Interrupt Line 0 is disabled 1 Interrupt Line 0 is enabled Reset type: SYSRSn |

18.7.3.19 MCAN_GFC Register (Offset (x8) = 80h, Offset (x16) = 40h) [Reset = 00000000h]

MCAN_GFC is shown in Figure 18-54 and described in Table 18-50.

Return to the [Summary Table](#).

MCAN Global Filter Configuration

Figure 18-54. MCAN_GFC Register

| | | | | | | | |
|----------|----|---------|----|---------|----|---------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | ANFS | | ANFE | | RRFS | |
| R-0h | | R/WQ-0h | | R/WQ-0h | | R/WQ-0h | |

Table 18-50. MCAN_GFC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-6 | RESERVED | R | 0h | Reserved |
| 5-4 | ANFS | R/WQ | 0h | Accept Non-matching Frames Standard. Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 3-2 | ANFE | R/WQ | 0h | Accept Non-matching Frames Extended. Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 1 | RRFS | R/WQ | 0h | Reject Remote Frames Standard 0 Filter remote frames with 11-bit standard IDs 1 Reject all remote frames with 11-bit standard IDs Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 0 | RRFE | R/WQ | 0h | Reject Remote Frames Extended 0 Filter remote frames with 29-bit extended IDs 1 Reject all remote frames with 29-bit extended IDs Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.20 MCAN_SIDFC Register (Offset (x8) = 84h, Offset (x16) = 42h) [Reset = 00000000h]

MCAN_SIDFC is shown in [Figure 18-55](#) and described in [Table 18-51](#).

Return to the [Summary Table](#).

MCAN Standard ID Filter Configuration

Figure 18-55. MCAN_SIDFC Register

| | | | | | | | | | |
|----------|----|----|----|----|----|----------|----|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| LSS | | | | | | | | | |
| R/WQ-0h | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| FLSSA | | | | | | | | | |
| R/WQ-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| FLSSA | | | | | | RESERVED | | | |
| R/WQ-0h | | | | | | | | | |
| R-0h | | | | | | | | | |

Table 18-51. MCAN_SIDFC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | LSS | R/WQ | 0h | List Size Standard 0 No standard Message ID filter 1-128 Number of standard Message ID filter elements >128 Values greater than 128 are interpreted as 128 Reset type: SYSRSn |
| 15-2 | FLSSA | R/WQ | 0h | Filter List Standard Start Address. Start address of standard Message ID filter list (32-bit word address). Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.21 MCAN_XIDFC Register (Offset (x8) = 88h, Offset (x16) = 44h) [Reset = 00000000h]

MCAN_XIDFC is shown in [Figure 18-56](#) and described in [Table 18-52](#).

Return to the [Summary Table](#).

MCAN Extended ID Filter Configuration

Figure 18-56. MCAN_XIDFC Register

| | | | | | | | |
|----------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| LSE | | | | | | | |
| R-0h | | | | | | | |
| R/WQ-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FLESA | | | | | | | |
| R/WQ-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FLESA | | | | | | | |
| R/WQ-0h | | | | | | | |
| R-0h | | | | | | | |

Table 18-52. MCAN_XIDFC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-23 | RESERVED | R | 0h | Reserved |
| 22-16 | LSE | R/WQ | 0h | List Size Extended 0 No extended Message ID filter 1-64 Number of extended Message ID filter elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 15-2 | FLESA | R/WQ | 0h | Filter List Extended Start Address. Start address of extended Message ID filter list (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.22 MCAN_XIDAM Register (Offset (x8) = 90h, Offset (x16) = 48h) [Reset = 1FFFFFFFh]

MCAN_XIDAM is shown in [Figure 18-57](#) and described in [Table 18-53](#).

Return to the [Summary Table](#).

MCAN Extended ID and Mask

Figure 18-57. MCAN_XIDAM Register

| | | | | | | | | | | | | | | | |
|----------|----|------|----|----|----|----|----|----|----|----|----|----|----|----|----------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | EIDM | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R/WQ-1FFFFFFFh |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EIDM | | | | | | | | | | | | | | | R/WQ-1FFFFFFFh |

Table 18-53. MCAN_XIDAM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-----------|--|
| 31-29 | RESERVED | R | 0h | Reserved |
| 28-0 | EIDM | R/WQ | 1FFFFFFFh | Extended ID Mask. For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.23 MCAN_HPMS Register (Offset (x8) = 94h, Offset (x16) = 4Ah) [Reset = 00000000h]

MCAN_HPMS is shown in [Figure 18-58](#) and described in [Table 18-54](#).

Return to the [Summary Table](#).

This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

Figure 18-58. MCAN_HPMS Register

| | | | | | | | |
|----------|----|------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FLST | | FIDX | | | | | |
| R-0h | | R-0h | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MSI | | BIDX | | | | | |
| R-0h | | R-0h | | | | | |

Table 18-54. MCAN_HPMS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | FLST | R | 0h | Filter List. Indicates the filter list of the matching filter element. 0 Standard Filter List 1 Extended Filter List Reset type: SYSRSn |
| 14-8 | FIDX | R | 0h | Filter Index. Index of matching filter element. Range is 0 to SIDFC.LSS - 1 resp. XIDFC.LSE - 1. Reset type: SYSRSn |
| 7-6 | MSI | R | 0h | Message Storage Indicator 00 No FIFO selected 01 FIFO message lost 10 Message stored in FIFO 0 11 Message stored in FIFO 1 Reset type: SYSRSn |
| 5-0 | BIDX | R | 0h | Buffer Index. Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = '1'. Reset type: SYSRSn |

18.7.3.24 MCAN_NDAT1 Register (Offset (x8) = 98h, Offset (x16) = 4Ch) [Reset = 00000000h]

MCAN_NDAT1 is shown in [Figure 18-59](#) and described in [Table 18-55](#).

Return to the [Summary Table](#).

MCAN New Data 1

Figure 18-59. MCAN_NDAT1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| ND31 | ND30 | ND29 | ND28 | ND27 | ND26 | ND25 | ND24 |
| R/W1C-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ND23 | ND22 | ND21 | ND20 | ND19 | ND18 | ND17 | ND16 |
| R/W1C-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| ND15 | ND14 | ND13 | ND12 | ND11 | ND10 | ND9 | ND8 |
| R/W1C-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ND7 | ND6 | ND5 | ND4 | ND3 | ND2 | ND1 | ND0 |
| R/W1C-0h |

Table 18-55. MCAN_NDAT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|-------|-------|--|
| 31 | ND31 | R/W1C | 0h | New Data RX Buffer 31 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 30 | ND30 | R/W1C | 0h | New Data RX Buffer 30 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 29 | ND29 | R/W1C | 0h | New Data RX Buffer 29 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 28 | ND28 | R/W1C | 0h | New Data RX Buffer 28 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 27 | ND27 | R/W1C | 0h | New Data RX Buffer 27 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 26 | ND26 | R/W1C | 0h | New Data RX Buffer 26 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 25 | ND25 | R/W1C | 0h | New Data RX Buffer 25 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |

Table 18-55. MCAN_NDAT1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 24 | ND24 | R/W1C | 0h | New Data RX Buffer 24 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 23 | ND23 | R/W1C | 0h | New Data RX Buffer 23 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 22 | ND22 | R/W1C | 0h | New Data RX Buffer 22 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 21 | ND21 | R/W1C | 0h | New Data RX Buffer 21 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 20 | ND20 | R/W1C | 0h | New Data RX Buffer 20 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 19 | ND19 | R/W1C | 0h | New Data RX Buffer 19 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 18 | ND18 | R/W1C | 0h | New Data RX Buffer 18 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 17 | ND17 | R/W1C | 0h | New Data RX Buffer 17 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 16 | ND16 | R/W1C | 0h | New Data RX Buffer 16 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 15 | ND15 | R/W1C | 0h | New Data RX Buffer 15 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 14 | ND14 | R/W1C | 0h | New Data RX Buffer 14 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 13 | ND13 | R/W1C | 0h | New Data RX Buffer 13 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 12 | ND12 | R/W1C | 0h | New Data RX Buffer 12 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 11 | ND11 | R/W1C | 0h | New Data RX Buffer 11 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |

Table 18-55. MCAN_NDAT1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 10 | ND10 | R/W1C | 0h | New Data RX Buffer 10 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 9 | ND9 | R/W1C | 0h | New Data RX Buffer 9 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 8 | ND8 | R/W1C | 0h | New Data RX Buffer 8 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 7 | ND7 | R/W1C | 0h | New Data RX Buffer 7 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 6 | ND6 | R/W1C | 0h | New Data RX Buffer 6 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 5 | ND5 | R/W1C | 0h | New Data RX Buffer 5 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 4 | ND4 | R/W1C | 0h | New Data RX Buffer 4 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 3 | ND3 | R/W1C | 0h | New Data RX Buffer 3 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 2 | ND2 | R/W1C | 0h | New Data RX Buffer 2 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 1 | ND1 | R/W1C | 0h | New Data RX Buffer 1 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 0 | ND0 | R/W1C | 0h | New Data RX Buffer 0 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |

18.7.3.25 MCAN_NDAT2 Register (Offset (x8) = 9Ch, Offset (x16) = 4Eh) [Reset = 00000000h]

MCAN_NDAT2 is shown in [Figure 18-60](#) and described in [Table 18-56](#).

[Return to the Summary Table.](#)

MCAN New Data 2

Figure 18-60. MCAN_NDAT2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| ND63 | ND62 | ND61 | ND60 | ND59 | ND58 | ND57 | ND56 |
| R/W1C-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ND55 | ND54 | ND53 | ND52 | ND51 | ND50 | ND49 | ND48 |
| R/W1C-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| ND47 | ND46 | ND45 | ND44 | ND43 | ND42 | ND41 | ND40 |
| R/W1C-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ND39 | ND38 | ND37 | ND36 | ND35 | ND34 | ND33 | ND32 |
| R/W1C-0h |

Table 18-56. MCAN_NDAT2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|-------|-------|--|
| 31 | ND63 | R/W1C | 0h | New Data RX Buffer 63 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 30 | ND62 | R/W1C | 0h | New Data RX Buffer 62 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 29 | ND61 | R/W1C | 0h | New Data RX Buffer 61 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 28 | ND60 | R/W1C | 0h | New Data RX Buffer 60 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 27 | ND59 | R/W1C | 0h | New Data RX Buffer 59 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 26 | ND58 | R/W1C | 0h | New Data RX Buffer 58 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 25 | ND57 | R/W1C | 0h | New Data RX Buffer 57 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |

Table 18-56. MCAN_NDAT2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 24 | ND56 | R/W1C | 0h | New Data RX Buffer 56 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 23 | ND55 | R/W1C | 0h | New Data RX Buffer 55 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 22 | ND54 | R/W1C | 0h | New Data RX Buffer 54 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 21 | ND53 | R/W1C | 0h | New Data RX Buffer 53 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 20 | ND52 | R/W1C | 0h | New Data RX Buffer 52 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 19 | ND51 | R/W1C | 0h | New Data RX Buffer 51 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 18 | ND50 | R/W1C | 0h | New Data RX Buffer 50 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 17 | ND49 | R/W1C | 0h | New Data RX Buffer 49 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 16 | ND48 | R/W1C | 0h | New Data RX Buffer 48 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 15 | ND47 | R/W1C | 0h | New Data RX Buffer 47 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 14 | ND46 | R/W1C | 0h | New Data RX Buffer 46 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 13 | ND45 | R/W1C | 0h | New Data RX Buffer 45 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 12 | ND44 | R/W1C | 0h | New Data RX Buffer 44 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 11 | ND43 | R/W1C | 0h | New Data RX Buffer 43 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |

Table 18-56. MCAN_NDAT2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 10 | ND42 | R/W1C | 0h | New Data RX Buffer 42 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 9 | ND41 | R/W1C | 0h | New Data RX Buffer 41 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 8 | ND40 | R/W1C | 0h | New Data RX Buffer 40 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 7 | ND39 | R/W1C | 0h | New Data RX Buffer 39 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 6 | ND38 | R/W1C | 0h | New Data RX Buffer 38 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 5 | ND37 | R/W1C | 0h | New Data RX Buffer 37 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 4 | ND36 | R/W1C | 0h | New Data RX Buffer 36 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 3 | ND35 | R/W1C | 0h | New Data RX Buffer 35 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 2 | ND34 | R/W1C | 0h | New Data RX Buffer 34 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 1 | ND33 | R/W1C | 0h | New Data RX Buffer 33 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |
| 0 | ND32 | R/W1C | 0h | New Data RX Buffer 32 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn |

18.7.3.26 MCAN_RXF0C Register (Offset (x8) = A0h, Offset (x16) = 50h) [Reset = 00000000h]

MCAN_RXF0C is shown in [Figure 18-61](#) and described in [Table 18-57](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Configuration

Figure 18-61. MCAN_RXF0C Register

| | | | | | | | |
|----------|----|----|----|---------|----|----------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| F0OM | | | | F0WM | | | |
| R/WQ-0h | | | | R/WQ-0h | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | F0S | | | |
| R-0h | | | | R/WQ-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | F0SA | | | |
| | | | | R/WQ-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | F0SA | | RESERVED | |
| | | | | R/WQ-0h | | R-0h | |

Table 18-57. MCAN_RXF0C Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31 | F0OM | R/WQ | 0h | FIFO 0 Operation Mode. FIFO 0 can be operated in blocking or in overwrite mode. 0 FIFO 0 blocking mode 1 FIFO 0 overwrite mode Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 30-24 | F0WM | R/WQ | 0h | Rx FIFO 0 Watermark 0 Watermark interrupt disabled 1-64 Level for Rx FIFO 0 watermark interrupt (IR.RF0W) >64 Watermark interrupt disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 23 | RESERVED | R | 0h | Reserved |
| 22-16 | F0S | R/WQ | 0h | Rx FIFO 0 Size. The Rx FIFO 0 elements are indexed from 0 to F0S-1. 0 No Rx FIFO 0 1-64 Number of Rx FIFO 0 elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 15-2 | F0SA | R/WQ | 0h | Rx FIFO 0 Start Address. Start address of Rx FIFO 0 in Message RAM (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.27 MCAN_RXF0S Register (Offset (x8) = A4h, Offset (x16) = 52h) [Reset = 00000000h]

MCAN_RXF0S is shown in [Figure 18-62](#) and described in [Table 18-58](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Status

Figure 18-62. MCAN_RXF0S Register

| | | | | | | | |
|----------|----|------|----|------|----|------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | RF0L | | F0F | |
| R-0h | | | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | F0PI | | | | | |
| R-0h | | | | R-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | F0GI | | | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | F0FL | | | | | |
| R-0h | | | | R-0h | | | |

Table 18-58. MCAN_RXF0S Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-26 | RESERVED | R | 0h | Reserved |
| 25 | RF0L | R | 0h | Rx FIFO 0 Message Lost. This bit is a copy of interrupt flag IR.RF0L. When IR.RF0L is reset, this bit is also reset. 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Note: Overwriting the oldest message when RXF0C.F0OM = '1' will not set this flag. Reset type: SYSRSn |
| 24 | F0F | R | 0h | Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full Reset type: SYSRSn |
| 23-22 | RESERVED | R | 0h | Reserved |
| 21-16 | F0PI | R | 0h | Rx FIFO 0 Put Index. Rx FIFO 0 write index pointer, range 0 to 63. Reset type: SYSRSn |
| 15-14 | RESERVED | R | 0h | Reserved |
| 13-8 | F0GI | R | 0h | Rx FIFO 0 Get Index. Rx FIFO 0 read index pointer, range 0 to 63. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6-0 | F0FL | R | 0h | Rx FIFO 0 Fill Level. Number of elements stored in Rx FIFO 0, range 0 to 64. Reset type: SYSRSn |

18.7.3.28 MCAN_RXF0A Register (Offset (x8) = A8h, Offset (x16) = 54h) [Reset = 00000000h]

MCAN_RXF0A is shown in [Figure 18-63](#) and described in [Table 18-59](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Acknowledge

Figure 18-63. MCAN_RXF0A Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|--------|------|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | F0AI | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | R/W-0h | | | | | |

Table 18-59. MCAN_RXF0A Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-6 | RESERVED | R | 0h | Reserved |
| 5-0 | F0AI | R/W | 0h | Rx FIFO 0 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL. Reset type: SYSRSn |

18.7.3.29 MCAN_RXBC Register (Offset (x8) = ACh, Offset (x16) = 56h) [Reset = 00000000h]

MCAN_RXBC is shown in [Figure 18-64](#) and described in [Table 18-60](#).

Return to the [Summary Table](#).

MCAN Rx Buffer Configuration

Figure 18-64. MCAN_RXBC Register

| | | | | | | | | | |
|----------|----|----|----|----|----|----------|----|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| RESERVED | | | | | | | | | |
| R-0h | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| RBSA | | | | | | | | | |
| R/WQ-0h | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| RBSA | | | | | | RESERVED | | | |
| R/WQ-0h | | | | | | | | | |
| R-0h | | | | | | | | | |

Table 18-60. MCAN_RXBC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-2 | RBSA | R/WQ | 0h | Rx Buffer Start Address. Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address). +I466 Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.30 MCAN_RXF1C Register (Offset (x8) = B0h, Offset (x16) = 58h) [Reset = 00000000h]

MCAN_RXF1C is shown in [Figure 18-65](#) and described in [Table 18-61](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Configuration

Figure 18-65. MCAN_RXF1C Register

| | | | | | | | |
|----------|----|----|----|---------|----|----------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| F1OM | | | | F1WM | | | |
| R/WQ-0h | | | | R/WQ-0h | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | F1S | | | |
| R-0h | | | | R/WQ-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | F1SA | | | |
| | | | | R/WQ-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | F1SA | | RESERVED | |
| | | | | R/WQ-0h | | | R-0h |

Table 18-61. MCAN_RXF1C Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31 | F1OM | R/WQ | 0h | FIFO 1 Operation Mode. FIFO 1 can be operated in blocking or in overwrite mode. 0 FIFO 1 blocking mode 1 FIFO 1 overwrite mode Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 30-24 | F1WM | R/WQ | 0h | Rx FIFO 1 Watermark 0 Watermark interrupt disabled 1-64 Level for Rx FIFO 1 watermark interrupt (IR.RF1W) >64 Watermark interrupt disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 23 | RESERVED | R | 0h | Reserved |
| 22-16 | F1S | R/WQ | 0h | Rx FIFO 1 Size. The Rx FIFO 1 elements are indexed from 0 to F1S - 1. 0 No Rx FIFO 1 1-64 Number of Rx FIFO 1 elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 15-2 | F1SA | R/WQ | 0h | Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address). Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.31 MCAN_RXF1S Register (Offset (x8) = B4h, Offset (x16) = 5Ah) [Reset = 00000000h]

MCAN_RXF1S is shown in [Figure 18-66](#) and described in [Table 18-62](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Status

Figure 18-66. MCAN_RXF1S Register

| | | | | | | | |
|----------|----|----------|----|----|----|------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| DMS | | RESERVED | | | | RF1L | F1F |
| R-0h | | R-0h | | | | R-0h | R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | F1PI | | | | | |
| R-0h | | R-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | F1GI | | | | | |
| R-0h | | R-0h | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | F1FL | | | | | |
| R-0h | | R-0h | | | | | |

Table 18-62. MCAN_RXF1S Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | DMS | R | 0h | Debug Message Status 00 Idle state, wait for reception of debug messages, DMA request is cleared 01 Debug message A received 10 Debug messages A, B received 11 Debug messages A, B, C received, DMA request is set Reset type: SYSRSn |
| 29-26 | RESERVED | R | 0h | Reserved |
| 25 | RF1L | R | 0h | Rx FIFO 1 Message Lost. This bit is a copy of interrupt flag IR.RF1L. When IR.RF1L is reset, this bit is also reset. 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Note: Overwriting the oldest message when RXF1C.F1OM = '1' will not set this flag. Reset type: SYSRSn |
| 24 | F1F | R | 0h | Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full Reset type: SYSRSn |
| 23-22 | RESERVED | R | 0h | Reserved |
| 21-16 | F1PI | R | 0h | Rx FIFO 1 Put Index. Rx FIFO 1 write index pointer, range 0 to 63. Reset type: SYSRSn |
| 15-14 | RESERVED | R | 0h | Reserved |
| 13-8 | F1GI | R | 0h | Rx FIFO 1 Get Index. Rx FIFO 1 read index pointer, range 0 to 63. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |
| 6-0 | F1FL | R | 0h | Rx FIFO 1 Fill Level. Number of elements stored in Rx FIFO 1, range 0 to 64. Reset type: SYSRSn |

18.7.3.32 MCAN_RXF1A Register (Offset (x8) = B8h, Offset (x16) = 5Ch) [Reset = 00000000h]

MCAN_RXF1A is shown in [Figure 18-67](#) and described in [Table 18-63](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Acknowledge

Figure 18-67. MCAN_RXF1A Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RESERVED | | | | | | | | | | | | | | | F1AI | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | | |

Table 18-63. MCAN_RXF1A Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-6 | RESERVED | R | 0h | Reserved |
| 5-0 | F1AI | R/W | 0h | Rx FIFO 1 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This will set the Rx FIFO 1 Get Index RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level RXF1S.F1FL. Reset type: SYSRSn |

18.7.3.33 MCAN_RXESC Register (Offset (x8) = BCh, Offset (x16) = 5Eh) [Reset = 00000000h]

MCAN_RXESC is shown in [Figure 18-68](#) and described in [Table 18-64](#).

Return to the [Summary Table](#).

Configures the number of data bytes belonging to an Rx Buffer / Rx FIFO element. Data field sizes >8 bytes are intended for CAN FD operation only.

Figure 18-68. MCAN_RXESC Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|---------|----|----|----------|---------|----|----|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | RBDS | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | F1DS | | | RESERVED | F0DS | | |
| R-0h | R/WQ-0h | | | R-0h | R/WQ-0h | | |

Table 18-64. MCAN_RXESC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-11 | RESERVED | R | 0h | Reserved |
| 10-8 | RBDS | R/WQ | 0h | Rx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 7 | RESERVED | R | 0h | Reserved |

Table 18-64. MCAN_RXESC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 6-4 | F1DS | R/WQ | 0h | <p>Rx FIFO 1 Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field</p> <p>Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p> |
| 3 | RESERVED | R | 0h | Reserved |
| 2-0 | F0DS | R/WQ | 0h | <p>Rx FIFO 0 Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field</p> <p>Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p> |

18.7.3.34 MCAN_TXBC Register (Offset (x8) = C0h, Offset (x16) = 60h) [Reset = 00000000h]

MCAN_TXBC is shown in [Figure 18-69](#) and described in [Table 18-65](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Configuration

Figure 18-69. MCAN_TXBC Register

| | | | | | | | |
|----------|---------|---------|----|----------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | TFQM | TFQS | | | | | |
| R-0h | R/WQ-0h | R/WQ-0h | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | NDTB | | | | | | |
| R-0h | R/WQ-0h | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TBSA | | | | | | | |
| R/WQ-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TBSA | | | | RESERVED | | | |
| R/WQ-0h | | | | R-0h | | | |

Table 18-65. MCAN_TXBC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31 | RESERVED | R | 0h | Reserved |
| 30 | TFQM | R/WQ | 0h | Tx FIFO/Queue Mode 0 Tx FIFO operation 1 Tx Queue operation Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 29-24 | TFQS | R/WQ | 0h | Transmit FIFO/Queue Size 0 No Tx FIFO/Queue 1-32 Number of Tx Buffers used for Tx FIFO/Queue >32 Values greater than 32 are interpreted as 32 Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 23-22 | RESERVED | R | 0h | Reserved |
| 21-16 | NDTB | R/WQ | 0h | Number of Dedicated Transmit Buffers 0 No Dedicated Tx Buffers 1-32 Number of Dedicated Tx Buffers >32 Values greater than 32 are interpreted as 32 Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

Table 18-65. MCAN_TXBC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-2 | TBSA | R/WQ | 0h | Tx Buffers Start Address. Start address of Tx Buffers section in Message RAM (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.35 MCAN_TXFQS Register (Offset (x8) = C4h, Offset (x16) = 62h) [Reset = 00000000h]

MCAN_TXFQS is shown in [Figure 18-70](#) and described in [Table 18-66](#).

Return to the [Summary Table](#).

The Tx FIFO/Queue status is related to the pending Tx requests listed in register TXBRP. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (TXBRP not yet updated).

Figure 18-70. MCAN_TXFQS Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|------|----|----|------|------|----|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | TFQF | | | | TFQP | |
| R-0h | | R-0h | | | | R-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | TFGI | |
| R-0h | | | | | | R-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | TFFL | | |
| R-0h | | | | | R-0h | | |

Table 18-66. MCAN_TXFQS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-22 | RESERVED | R | 0h | Reserved |
| 21 | TFQF | R | 0h | Tx FIFO/Queue Full 0 Tx FIFO/Queue not full 1 Tx FIFO/Queue full Reset type: SYSRSn |
| 20-16 | TFQP | R | 0h | Tx FIFO/Queue Put Index. Tx FIFO/Queue write index pointer, range 0 to 31. Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO. Reset type: SYSRSn |
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-8 | TFGI | R | 0h | Tx FIFO Get Index. Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1'). Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO. Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-0 | TFFL | R | 0h | Tx FIFO Free Level. Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1'). Reset type: SYSRSn |

18.7.3.36 MCAN_TXESC Register (Offset (x8) = C8h, Offset (x16) = 64h) [Reset = 00000000h]

MCAN_TXESC is shown in [Figure 18-71](#) and described in [Table 18-67](#).

Return to the [Summary Table](#).

Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.

Figure 18-71. MCAN_TXESC Register

| | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RESERVED | | | | | | | | | | | | TBDS | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | |
| R/WQ-0h | | | | | | | | | | | | | | | | | | | |

Table 18-67. MCAN_TXESC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-3 | RESERVED | R | 0h | Reserved |
| 2-0 | TBDS | R/WQ | 0h | Tx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as '0xCC' (padding bytes). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn |

18.7.3.37 MCAN_TXBRP Register (Offset (x8) = CCh, Offset (x16) = 66h) [Reset = 00000000h]

MCAN_TXBRP is shown in [Figure 18-72](#) and described in [Table 18-68](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Request Pending

Figure 18-72. MCAN_TXBRP Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TRP31 | TRP30 | TRP29 | TRP28 | TRP27 | TRP26 | TRP25 | TRP24 |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| TRP23 | TRP22 | TRP21 | TRP20 | TRP19 | TRP18 | TRP17 | TRP16 |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TRP15 | TRP14 | TRP13 | TRP12 | TRP11 | TRP10 | TRP9 | TRP8 |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TRP7 | TRP6 | TRP5 | TRP4 | TRP3 | TRP2 | TRP1 | TRP0 |
| R-0h |

Table 18-68. MCAN_TXBRP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | TRP31 | R | 0h | Transmission Request Pending 31. See description for bit 0. Reset type: SYSRSn |
| 30 | TRP30 | R | 0h | Transmission Request Pending 30. See description for bit 0. Reset type: SYSRSn |
| 29 | TRP29 | R | 0h | Transmission Request Pending 29. See description for bit 0. Reset type: SYSRSn |
| 28 | TRP28 | R | 0h | Transmission Request Pending 28. See description for bit 0. Reset type: SYSRSn |
| 27 | TRP27 | R | 0h | Transmission Request Pending 27. See description for bit 0. Reset type: SYSRSn |
| 26 | TRP26 | R | 0h | Transmission Request Pending 26. See description for bit 0. Reset type: SYSRSn |
| 25 | TRP25 | R | 0h | Transmission Request Pending 25. See description for bit 0. Reset type: SYSRSn |
| 24 | TRP24 | R | 0h | Transmission Request Pending 24. See description for bit 0. Reset type: SYSRSn |
| 23 | TRP23 | R | 0h | Transmission Request Pending 23. See description for bit 0. Reset type: SYSRSn |
| 22 | TRP22 | R | 0h | Transmission Request Pending 22. See description for bit 0. Reset type: SYSRSn |
| 21 | TRP21 | R | 0h | Transmission Request Pending 21. See description for bit 0. Reset type: SYSRSn |
| 20 | TRP20 | R | 0h | Transmission Request Pending 20. See description for bit 0. Reset type: SYSRSn |
| 19 | TRP19 | R | 0h | Transmission Request Pending 19. See description for bit 0. Reset type: SYSRSn |

Table 18-68. MCAN_TXBRP Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 18 | TRP18 | R | 0h | Transmission Request Pending 18. See description for bit 0. Reset type: SYSRSn |
| 17 | TRP17 | R | 0h | Transmission Request Pending 17. See description for bit 0. Reset type: SYSRSn |
| 16 | TRP16 | R | 0h | Transmission Request Pending 16. See description for bit 0. Reset type: SYSRSn |
| 15 | TRP15 | R | 0h | Transmission Request Pending 15. See description for bit 0. Reset type: SYSRSn |
| 14 | TRP14 | R | 0h | Transmission Request Pending 14. See description for bit 0. Reset type: SYSRSn |
| 13 | TRP13 | R | 0h | Transmission Request Pending 13. See description for bit 0. Reset type: SYSRSn |
| 12 | TRP12 | R | 0h | Transmission Request Pending 12. See description for bit 0. Reset type: SYSRSn |
| 11 | TRP11 | R | 0h | Transmission Request Pending 11. See description for bit 0. Reset type: SYSRSn |
| 10 | TRP10 | R | 0h | Transmission Request Pending 10. See description for bit 0. Reset type: SYSRSn |
| 9 | TRP9 | R | 0h | Transmission Request Pending 9. See description for bit 0. Reset type: SYSRSn |
| 8 | TRP8 | R | 0h | Transmission Request Pending 8. See description for bit 0. Reset type: SYSRSn |
| 7 | TRP7 | R | 0h | Transmission Request Pending 7. See description for bit 0. Reset type: SYSRSn |
| 6 | TRP6 | R | 0h | Transmission Request Pending 6. See description for bit 0. Reset type: SYSRSn |
| 5 | TRP5 | R | 0h | Transmission Request Pending 5. See description for bit 0. Reset type: SYSRSn |
| 4 | TRP4 | R | 0h | Transmission Request Pending 4. See description for bit 0. Reset type: SYSRSn |
| 3 | TRP3 | R | 0h | Transmission Request Pending 3. See description for bit 0. Reset type: SYSRSn |
| 2 | TRP2 | R | 0h | Transmission Request Pending 2. See description for bit 0. Reset type: SYSRSn |
| 1 | TRP1 | R | 0h | Transmission Request Pending 1. See description for bit 0. Reset type: SYSRSn |

Table 18-68. MCAN_TXBRP Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 0 | TRPO | R | 0h | <p>Transmission Request Pending 0.</p> <p>Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been cancelled via register TXBCR.</p> <p>TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).</p> <p>A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.</p> <p>After a cancellation has been requested, a finished cancellation is signalled via TXBCF</p> <ul style="list-style-type: none"> - after successful transmission together with the corresponding TXBTO bit - when the transmission has not yet been started at the point of cancellation - when the transmission has been aborted due to lost arbitration - when an error occurred during frame transmission <p>In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.</p> <p>0 No transmission request pending 1 Transmission request pending</p> <p>Note: TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding TXBRP bit is reset.</p> <p>Reset type: SYSRSn</p> |

18.7.3.38 MCAN_TXBAR Register (Offset (x8) = D0h, Offset (x16) = 68h) [Reset = 00000000h]

MCAN_TXBAR is shown in [Figure 18-73](#) and described in [Table 18-69](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Add Request

Figure 18-73. MCAN_TXBAR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| AR31 | AR30 | AR29 | AR28 | AR27 | AR26 | AR25 | AR24 |
| R/WQ-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| AR23 | AR22 | AR21 | AR20 | AR19 | AR18 | AR17 | AR16 |
| R/WQ-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| AR15 | AR14 | AR13 | AR12 | AR11 | AR10 | AR9 | AR8 |
| R/WQ-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AR7 | AR6 | AR5 | AR4 | AR3 | AR2 | AR1 | AR0 |
| R/WQ-0h |

Table 18-69. MCAN_TXBAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | AR31 | R/WQ | 0h | Add Request 31. See description for bit 0. Reset type: SYSRSn |
| 30 | AR30 | R/WQ | 0h | Add Request 30. See description for bit 0. Reset type: SYSRSn |
| 29 | AR29 | R/WQ | 0h | Add Request 29. See description for bit 0. Reset type: SYSRSn |
| 28 | AR28 | R/WQ | 0h | Add Request 28. See description for bit 0. Reset type: SYSRSn |
| 27 | AR27 | R/WQ | 0h | Add Request 27. See description for bit 0. Reset type: SYSRSn |
| 26 | AR26 | R/WQ | 0h | Add Request 26. See description for bit 0. Reset type: SYSRSn |
| 25 | AR25 | R/WQ | 0h | Add Request 25. See description for bit 0. Reset type: SYSRSn |
| 24 | AR24 | R/WQ | 0h | Add Request 24. See description for bit 0. Reset type: SYSRSn |
| 23 | AR23 | R/WQ | 0h | Add Request 23. See description for bit 0. Reset type: SYSRSn |
| 22 | AR22 | R/WQ | 0h | Add Request 22. See description for bit 0. Reset type: SYSRSn |
| 21 | AR21 | R/WQ | 0h | Add Request 21. See description for bit 0. Reset type: SYSRSn |
| 20 | AR20 | R/WQ | 0h | Add Request 20. See description for bit 0. Reset type: SYSRSn |
| 19 | AR19 | R/WQ | 0h | Add Request 19. See description for bit 0. Reset type: SYSRSn |

Table 18-69. MCAN_TXBAR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 18 | AR18 | R/WQ | 0h | Add Request 18. See description for bit 0. Reset type: SYSRSn |
| 17 | AR17 | R/WQ | 0h | Add Request 17. See description for bit 0. Reset type: SYSRSn |
| 16 | AR16 | R/WQ | 0h | Add Request 16. See description for bit 0. Reset type: SYSRSn |
| 15 | AR15 | R/WQ | 0h | Add Request 15. See description for bit 0. Reset type: SYSRSn |
| 14 | AR14 | R/WQ | 0h | Add Request 14. See description for bit 0. Reset type: SYSRSn |
| 13 | AR13 | R/WQ | 0h | Add Request 13. See description for bit 0. Reset type: SYSRSn |
| 12 | AR12 | R/WQ | 0h | Add Request 12. See description for bit 0. Reset type: SYSRSn |
| 11 | AR11 | R/WQ | 0h | Add Request 11. See description for bit 0. Reset type: SYSRSn |
| 10 | AR10 | R/WQ | 0h | Add Request 10. See description for bit 0. Reset type: SYSRSn |
| 9 | AR9 | R/WQ | 0h | Add Request 9. See description for bit 0. Reset type: SYSRSn |
| 8 | AR8 | R/WQ | 0h | Add Request 8. See description for bit 0. Reset type: SYSRSn |
| 7 | AR7 | R/WQ | 0h | Add Request 7. See description for bit 0. Reset type: SYSRSn |
| 6 | AR6 | R/WQ | 0h | Add Request 6. See description for bit 0. Reset type: SYSRSn |
| 5 | AR5 | R/WQ | 0h | Add Request 5. See description for bit 0. Reset type: SYSRSn |
| 4 | AR4 | R/WQ | 0h | Add Request 4. See description for bit 0. Reset type: SYSRSn |
| 3 | AR3 | R/WQ | 0h | Add Request 3. See description for bit 0. Reset type: SYSRSn |
| 2 | AR2 | R/WQ | 0h | Add Request 2. See description for bit 0. Reset type: SYSRSn |
| 1 | AR1 | R/WQ | 0h | Add Request 1. See description for bit 0. Reset type: SYSRSn |
| 0 | AR0 | R/WQ | 0h | Add Request 0. Each Tx Buffer has its own Add Request bit. Writing a '1' will set the corresponding Add Request bit writing a '0' has no impact. This enables the Host to set transmission requests for multiple Tx Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed. 0 No transmission request added 1 Transmission requested added Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit already set), this add request is ignored. Qualified Write is possible only with CCCR.CCE='0' Reset type: SYSRSn |

18.7.3.39 MCAN_TXBCR Register (Offset (x8) = D4h, Offset (x16) = 6Ah) [Reset = 00000000h]

MCAN_TXBCR is shown in [Figure 18-74](#) and described in [Table 18-70](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Request

Figure 18-74. MCAN_TXBCR Register

| | | | | | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| CR31 | CR30 | CR29 | CR28 | CR27 | CR26 | CR25 | CR24 |
| R/WQ-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CR23 | CR22 | CR21 | CR20 | CR19 | CR18 | CR17 | CR16 |
| R/WQ-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CR15 | CR14 | CR13 | CR12 | CR11 | CR10 | CR9 | CR8 |
| R/WQ-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CR7 | CR6 | CR5 | CR4 | CR3 | CR2 | CR1 | CR0 |
| R/WQ-0h |

Table 18-70. MCAN_TXBCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | CR31 | R/WQ | 0h | Cancellation Request 31. See description for bit 0. Reset type: SYSRSn |
| 30 | CR30 | R/WQ | 0h | Cancellation Request 30. See description for bit 0. Reset type: SYSRSn |
| 29 | CR29 | R/WQ | 0h | Cancellation Request 29. See description for bit 0. Reset type: SYSRSn |
| 28 | CR28 | R/WQ | 0h | Cancellation Request 28. See description for bit 0. Reset type: SYSRSn |
| 27 | CR27 | R/WQ | 0h | Cancellation Request 27. See description for bit 0. Reset type: SYSRSn |
| 26 | CR26 | R/WQ | 0h | Cancellation Request 26. See description for bit 0. Reset type: SYSRSn |
| 25 | CR25 | R/WQ | 0h | Cancellation Request 25. See description for bit 0. Reset type: SYSRSn |
| 24 | CR24 | R/WQ | 0h | Cancellation Request 24. See description for bit 0. Reset type: SYSRSn |
| 23 | CR23 | R/WQ | 0h | Cancellation Request 23. See description for bit 0. Reset type: SYSRSn |
| 22 | CR22 | R/WQ | 0h | Cancellation Request 22. See description for bit 0. Reset type: SYSRSn |
| 21 | CR21 | R/WQ | 0h | Cancellation Request 21. See description for bit 0. Reset type: SYSRSn |
| 20 | CR20 | R/WQ | 0h | Cancellation Request 20. See description for bit 0. Reset type: SYSRSn |
| 19 | CR19 | R/WQ | 0h | Cancellation Request 19. See description for bit 0. Reset type: SYSRSn |

Table 18-70. MCAN_TXBCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 18 | CR18 | R/WQ | 0h | Cancellation Request 18. See description for bit 0. Reset type: SYSRSn |
| 17 | CR17 | R/WQ | 0h | Cancellation Request 17. See description for bit 0. Reset type: SYSRSn |
| 16 | CR16 | R/WQ | 0h | Cancellation Request 16. See description for bit 0. Reset type: SYSRSn |
| 15 | CR15 | R/WQ | 0h | Cancellation Request 15. See description for bit 0. Reset type: SYSRSn |
| 14 | CR14 | R/WQ | 0h | Cancellation Request 14. See description for bit 0. Reset type: SYSRSn |
| 13 | CR13 | R/WQ | 0h | Cancellation Request 13. See description for bit 0. Reset type: SYSRSn |
| 12 | CR12 | R/WQ | 0h | Cancellation Request 12. See description for bit 0. Reset type: SYSRSn |
| 11 | CR11 | R/WQ | 0h | Cancellation Request 11. See description for bit 0. Reset type: SYSRSn |
| 10 | CR10 | R/WQ | 0h | Cancellation Request 10. See description for bit 0. Reset type: SYSRSn |
| 9 | CR9 | R/WQ | 0h | Cancellation Request 9. See description for bit 0. Reset type: SYSRSn |
| 8 | CR8 | R/WQ | 0h | Cancellation Request 8. See description for bit 0. Reset type: SYSRSn |
| 7 | CR7 | R/WQ | 0h | Cancellation Request 7. See description for bit 0. Reset type: SYSRSn |
| 6 | CR6 | R/WQ | 0h | Cancellation Request 6. See description for bit 0. Reset type: SYSRSn |
| 5 | CR5 | R/WQ | 0h | Cancellation Request 5. See description for bit 0. Reset type: SYSRSn |
| 4 | CR4 | R/WQ | 0h | Cancellation Request 4. See description for bit 0. Reset type: SYSRSn |
| 3 | CR3 | R/WQ | 0h | Cancellation Request 3. See description for bit 0. Reset type: SYSRSn |
| 2 | CR2 | R/WQ | 0h | Cancellation Request 2. See description for bit 0. Reset type: SYSRSn |
| 1 | CR1 | R/WQ | 0h | Cancellation Request 1. See description for bit 0. Reset type: SYSRSn |
| 0 | CR0 | R/WQ | 0h | Cancellation Request 0. Each Tx Buffer has its own Cancellation Request bit. Writing a '1' will set the corresponding Cancellation Request bit writing a '0' has no impact. This enables the Host to set cancellation requests for multiple Tx Buffers with one write to TXBCR. TXBCR bits are set only for those Tx Buffers configured via TXBC. The bits remain set until the corresponding bit of TXBRP is reset. 0 No cancellation pending 1 Cancellation pending Qualified Write is possible only with CCCR.CCE='0' Reset type: SYSRSn |

18.7.3.40 MCAN_TXBTO Register (Offset (x8) = D8h, Offset (x16) = 6Ch) [Reset = 00000000h]

MCAN_TXBTO is shown in [Figure 18-75](#) and described in [Table 18-71](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Transmission Occurred

Figure 18-75. MCAN_TXBTO Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|------|------|------|------|------|------|------|
| TO31 | TO30 | TO29 | TO28 | TO27 | TO26 | TO25 | TO24 |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| TO23 | TO22 | TO21 | TO20 | TO19 | TO18 | TO17 | TO16 |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TO15 | TO14 | TO13 | TO12 | TO11 | TO10 | TO9 | TO8 |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TO7 | TO6 | TO5 | TO4 | TO3 | TO2 | TO1 | TO0 |
| R-0h |

Table 18-71. MCAN_TXBTO Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | TO31 | R | 0h | Transmission Occurred 31. See description for bit 0. Reset type: SYSRSn |
| 30 | TO30 | R | 0h | Transmission Occurred 30. See description for bit 0. Reset type: SYSRSn |
| 29 | TO29 | R | 0h | Transmission Occurred 29. See description for bit 0. Reset type: SYSRSn |
| 28 | TO28 | R | 0h | Transmission Occurred 28. See description for bit 0. Reset type: SYSRSn |
| 27 | TO27 | R | 0h | Transmission Occurred 27. See description for bit 0. Reset type: SYSRSn |
| 26 | TO26 | R | 0h | Transmission Occurred 26. See description for bit 0. Reset type: SYSRSn |
| 25 | TO25 | R | 0h | Transmission Occurred 25. See description for bit 0. Reset type: SYSRSn |
| 24 | TO24 | R | 0h | Transmission Occurred 24. See description for bit 0. Reset type: SYSRSn |
| 23 | TO23 | R | 0h | Transmission Occurred 23. See description for bit 0. Reset type: SYSRSn |
| 22 | TO22 | R | 0h | Transmission Occurred 22. See description for bit 0. Reset type: SYSRSn |
| 21 | TO21 | R | 0h | Transmission Occurred 21. See description for bit 0. Reset type: SYSRSn |
| 20 | TO20 | R | 0h | Transmission Occurred 20. See description for bit 0. Reset type: SYSRSn |
| 19 | TO19 | R | 0h | Transmission Occurred 19. See description for bit 0. Reset type: SYSRSn |

Table 18-71. MCAN_TXBTO Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 18 | TO18 | R | 0h | Transmission Occurred 18. See description for bit 0. Reset type: SYSRSn |
| 17 | TO17 | R | 0h | Transmission Occurred 17. See description for bit 0. Reset type: SYSRSn |
| 16 | TO16 | R | 0h | Transmission Occurred 16. See description for bit 0. Reset type: SYSRSn |
| 15 | TO15 | R | 0h | Transmission Occurred 15. See description for bit 0. Reset type: SYSRSn |
| 14 | TO14 | R | 0h | Transmission Occurred 14. See description for bit 0. Reset type: SYSRSn |
| 13 | TO13 | R | 0h | Transmission Occurred 13. See description for bit 0. Reset type: SYSRSn |
| 12 | TO12 | R | 0h | Transmission Occurred 12. See description for bit 0. Reset type: SYSRSn |
| 11 | TO11 | R | 0h | Transmission Occurred 11. See description for bit 0. Reset type: SYSRSn |
| 10 | TO10 | R | 0h | Transmission Occurred 10. See description for bit 0. Reset type: SYSRSn |
| 9 | TO9 | R | 0h | Transmission Occurred 9. See description for bit 0. Reset type: SYSRSn |
| 8 | TO8 | R | 0h | Transmission Occurred 8. See description for bit 0. Reset type: SYSRSn |
| 7 | TO7 | R | 0h | Transmission Occurred 7. See description for bit 0. Reset type: SYSRSn |
| 6 | TO6 | R | 0h | Transmission Occurred 6. See description for bit 0. Reset type: SYSRSn |
| 5 | TO5 | R | 0h | Transmission Occurred 5. See description for bit 0. Reset type: SYSRSn |
| 4 | TO4 | R | 0h | Transmission Occurred 4. See description for bit 0. Reset type: SYSRSn |
| 3 | TO3 | R | 0h | Transmission Occurred 3. See description for bit 0. Reset type: SYSRSn |
| 2 | TO2 | R | 0h | Transmission Occurred 2. See description for bit 0. Reset type: SYSRSn |
| 1 | TO1 | R | 0h | Transmission Occurred 1. See description for bit 0. Reset type: SYSRSn |
| 0 | TO0 | R | 0h | Transmission Occurred 0. Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmission occurred 1 Transmission occurred Reset type: SYSRSn |

18.7.3.41 MCAN_TXBCF Register (Offset (x8) = DCh, Offset (x16) = 6Eh) [Reset = 00000000h]

MCAN_TXBCF is shown in [Figure 18-76](#) and described in [Table 18-72](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Finished

Figure 18-76. MCAN_TXBCF Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|------|------|------|------|------|------|------|
| CF31 | CF30 | CF29 | CF28 | CF27 | CF26 | CF25 | CF24 |
| R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CF23 | CF22 | CF21 | CF20 | CF19 | CF18 | CF17 | CF16 |
| R-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CF15 | CF14 | CF13 | CF12 | CF11 | CF10 | CF9 | CF8 |
| R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CF7 | CF6 | CF5 | CF4 | CF3 | CF2 | CF1 | CF0 |
| R-0h |

Table 18-72. MCAN_TXBCF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 31 | CF31 | R | 0h | Cancellation Finished 31. See description for bit 0. Reset type: SYSRSn |
| 30 | CF30 | R | 0h | Cancellation Finished 30. See description for bit 0. Reset type: SYSRSn |
| 29 | CF29 | R | 0h | Cancellation Finished 29. See description for bit 0. Reset type: SYSRSn |
| 28 | CF28 | R | 0h | Cancellation Finished 28. See description for bit 0. Reset type: SYSRSn |
| 27 | CF27 | R | 0h | Cancellation Finished 27. See description for bit 0. Reset type: SYSRSn |
| 26 | CF26 | R | 0h | Cancellation Finished 26. See description for bit 0. Reset type: SYSRSn |
| 25 | CF25 | R | 0h | Cancellation Finished 25. See description for bit 0. Reset type: SYSRSn |
| 24 | CF24 | R | 0h | Cancellation Finished 24. See description for bit 0. Reset type: SYSRSn |
| 23 | CF23 | R | 0h | Cancellation Finished 23. See description for bit 0. Reset type: SYSRSn |
| 22 | CF22 | R | 0h | Cancellation Finished 22. See description for bit 0. Reset type: SYSRSn |
| 21 | CF21 | R | 0h | Cancellation Finished 21. See description for bit 0. Reset type: SYSRSn |
| 20 | CF20 | R | 0h | Cancellation Finished 20. See description for bit 0. Reset type: SYSRSn |
| 19 | CF19 | R | 0h | Cancellation Finished 19. See description for bit 0. Reset type: SYSRSn |

Table 18-72. MCAN_TXBCF Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 18 | CF18 | R | 0h | Cancellation Finished 18. See description for bit 0. Reset type: SYSRSn |
| 17 | CF17 | R | 0h | Cancellation Finished 17. See description for bit 0. Reset type: SYSRSn |
| 16 | CF16 | R | 0h | Cancellation Finished 16. See description for bit 0. Reset type: SYSRSn |
| 15 | CF15 | R | 0h | Cancellation Finished 15. See description for bit 0. Reset type: SYSRSn |
| 14 | CF14 | R | 0h | Cancellation Finished 14. See description for bit 0. Reset type: SYSRSn |
| 13 | CF13 | R | 0h | Cancellation Finished 13. See description for bit 0. Reset type: SYSRSn |
| 12 | CF12 | R | 0h | Cancellation Finished 12. See description for bit 0. Reset type: SYSRSn |
| 11 | CF11 | R | 0h | Cancellation Finished 11. See description for bit 0. Reset type: SYSRSn |
| 10 | CF10 | R | 0h | Cancellation Finished 10. See description for bit 0. Reset type: SYSRSn |
| 9 | CF9 | R | 0h | Cancellation Finished 9. See description for bit 0. Reset type: SYSRSn |
| 8 | CF8 | R | 0h | Cancellation Finished 8. See description for bit 0. Reset type: SYSRSn |
| 7 | CF7 | R | 0h | Cancellation Finished 7. See description for bit 0. Reset type: SYSRSn |
| 6 | CF6 | R | 0h | Cancellation Finished 6. See description for bit 0. Reset type: SYSRSn |
| 5 | CF5 | R | 0h | Cancellation Finished 5. See description for bit 0. Reset type: SYSRSn |
| 4 | CF4 | R | 0h | Cancellation Finished 4. See description for bit 0. Reset type: SYSRSn |
| 3 | CF3 | R | 0h | Cancellation Finished 3. See description for bit 0. Reset type: SYSRSn |
| 2 | CF2 | R | 0h | Cancellation Finished 2. See description for bit 0. Reset type: SYSRSn |
| 1 | CF1 | R | 0h | Cancellation Finished 1. See description for bit 0. Reset type: SYSRSn |
| 0 | CF0 | R | 0h | Cancellation Finished 0. Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmit buffer cancellation 1 Transmit buffer cancellation finished Reset type: SYSRSn |

18.7.3.42 MCAN_TXBTIE Register (Offset (x8) = E0h, Offset (x16) = 70h) [Reset = 00000000h]

MCAN_TXBTIE is shown in [Figure 18-77](#) and described in [Table 18-73](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Transmission Interrupt Enable

Figure 18-77. MCAN_TXBTIE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TIE31 | TIE30 | TIE29 | TIE28 | TIE27 | TIE26 | TIE25 | TIE24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| TIE23 | TIE22 | TIE21 | TIE20 | TIE19 | TIE18 | TIE17 | TIE16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TIE15 | TIE14 | TIE13 | TIE12 | TIE11 | TIE10 | TIE9 | TIE8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TIE7 | TIE6 | TIE5 | TIE4 | TIE3 | TIE2 | TIE1 | TIE0 |
| R/W-0h |

Table 18-73. MCAN_TXBTIE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | TIE31 | R/W | 0h | Transmission Interrupt Enable 31. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 30 | TIE30 | R/W | 0h | Transmission Interrupt Enable 30. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 29 | TIE29 | R/W | 0h | Transmission Interrupt Enable 29. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 28 | TIE28 | R/W | 0h | Transmission Interrupt Enable 28. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 27 | TIE27 | R/W | 0h | Transmission Interrupt Enable 27. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 26 | TIE26 | R/W | 0h | Transmission Interrupt Enable 26. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |

Table 18-73. MCAN_TXBTIE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 25 | TIE25 | R/W | 0h | Transmission Interrupt Enable 25. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 24 | TIE24 | R/W | 0h | Transmission Interrupt Enable 24. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 23 | TIE23 | R/W | 0h | Transmission Interrupt Enable 23. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 22 | TIE22 | R/W | 0h | Transmission Interrupt Enable 22. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 21 | TIE21 | R/W | 0h | Transmission Interrupt Enable 21. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 20 | TIE20 | R/W | 0h | Transmission Interrupt Enable 20. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 19 | TIE19 | R/W | 0h | Transmission Interrupt Enable 19. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 18 | TIE18 | R/W | 0h | Transmission Interrupt Enable 18. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 17 | TIE17 | R/W | 0h | Transmission Interrupt Enable 17. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 16 | TIE16 | R/W | 0h | Transmission Interrupt Enable 16. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 15 | TIE15 | R/W | 0h | Transmission Interrupt Enable 15. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |

Table 18-73. MCAN_TXBTIE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 14 | TIE14 | R/W | 0h | Transmission Interrupt Enable 14. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 13 | TIE13 | R/W | 0h | Transmission Interrupt Enable 13. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 12 | TIE12 | R/W | 0h | Transmission Interrupt Enable 12. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 11 | TIE11 | R/W | 0h | Transmission Interrupt Enable 11. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 10 | TIE10 | R/W | 0h | Transmission Interrupt Enable 10. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 9 | TIE9 | R/W | 0h | Transmission Interrupt Enable 9. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 8 | TIE8 | R/W | 0h | Transmission Interrupt Enable 8. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 7 | TIE7 | R/W | 0h | Transmission Interrupt Enable 7. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 6 | TIE6 | R/W | 0h | Transmission Interrupt Enable 6. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 5 | TIE5 | R/W | 0h | Transmission Interrupt Enable 5. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 4 | TIE4 | R/W | 0h | Transmission Interrupt Enable 4. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |

Table 18-73. MCAN_TXBTIE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 3 | TIE3 | R/W | 0h | Transmission Interrupt Enable 3. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 2 | TIE2 | R/W | 0h | Transmission Interrupt Enable 2. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 1 | TIE1 | R/W | 0h | Transmission Interrupt Enable 1. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |
| 0 | TIE0 | R/W | 0h | Transmission Interrupt Enable 0. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn |

18.7.3.43 MCAN_TXBCIE Register (Offset (x8) = E4h, Offset (x16) = 72h) [Reset = 00000000h]

MCAN_TXBCIE is shown in [Figure 18-78](#) and described in [Table 18-74](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Finished Interrupt Enable

Figure 18-78. MCAN_TXBCIE Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| CFIE31 | CFIE30 | CFIE29 | CFIE28 | CFIE27 | CFIE26 | CFIE25 | CFIE24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CFIE23 | CFIE22 | CFIE21 | CFIE20 | CFIE19 | CFIE18 | CFIE17 | CFIE16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CFIE15 | CFIE14 | CFIE13 | CFIE12 | CFIE11 | CFIE10 | CFIE9 | CFIE8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CFIE7 | CFIE6 | CFIE5 | CFIE4 | CFIE3 | CFIE2 | CFIE1 | CFIE0 |
| R/W-0h |

Table 18-74. MCAN_TXBCIE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 31 | CFIE31 | R/W | 0h | Cancellation Finished Interrupt Enable 31. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 30 | CFIE30 | R/W | 0h | Cancellation Finished Interrupt Enable 30. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 29 | CFIE29 | R/W | 0h | Cancellation Finished Interrupt Enable 29. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 28 | CFIE28 | R/W | 0h | Cancellation Finished Interrupt Enable 28. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 27 | CFIE27 | R/W | 0h | Cancellation Finished Interrupt Enable 27. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 26 | CFIE26 | R/W | 0h | Cancellation Finished Interrupt Enable 26. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |

Table 18-74. MCAN_TXBCIE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 25 | CFIE25 | R/W | 0h | Cancellation Finished Interrupt Enable 25. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 24 | CFIE24 | R/W | 0h | Cancellation Finished Interrupt Enable 24. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 23 | CFIE23 | R/W | 0h | Cancellation Finished Interrupt Enable 23. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 22 | CFIE22 | R/W | 0h | Cancellation Finished Interrupt Enable 22. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 21 | CFIE21 | R/W | 0h | Cancellation Finished Interrupt Enable 21. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 20 | CFIE20 | R/W | 0h | Cancellation Finished Interrupt Enable 20. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 19 | CFIE19 | R/W | 0h | Cancellation Finished Interrupt Enable 19. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 18 | CFIE18 | R/W | 0h | Cancellation Finished Interrupt Enable 18. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 17 | CFIE17 | R/W | 0h | Cancellation Finished Interrupt Enable 17. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 16 | CFIE16 | R/W | 0h | Cancellation Finished Interrupt Enable 16. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 15 | CFIE15 | R/W | 0h | Cancellation Finished Interrupt Enable 15. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |

Table 18-74. MCAN_TXBCIE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 14 | CFIE14 | R/W | 0h | Cancellation Finished Interrupt Enable 14. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 13 | CFIE13 | R/W | 0h | Cancellation Finished Interrupt Enable 13. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 12 | CFIE12 | R/W | 0h | Cancellation Finished Interrupt Enable 12. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 11 | CFIE11 | R/W | 0h | Cancellation Finished Interrupt Enable 11. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 10 | CFIE10 | R/W | 0h | Cancellation Finished Interrupt Enable 10. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 9 | CFIE9 | R/W | 0h | Cancellation Finished Interrupt Enable 9. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 8 | CFIE8 | R/W | 0h | Cancellation Finished Interrupt Enable 8. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 7 | CFIE7 | R/W | 0h | Cancellation Finished Interrupt Enable 7. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 6 | CFIE6 | R/W | 0h | Cancellation Finished Interrupt Enable 6. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 5 | CFIE5 | R/W | 0h | Cancellation Finished Interrupt Enable 5. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 4 | CFIE4 | R/W | 0h | Cancellation Finished Interrupt Enable 4. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |

Table 18-74. MCAN_TXBCIE Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 3 | CFIE3 | R/W | 0h | Cancellation Finished Interrupt Enable 3. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 2 | CFIE2 | R/W | 0h | Cancellation Finished Interrupt Enable 2. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 1 | CFIE1 | R/W | 0h | Cancellation Finished Interrupt Enable 1. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |
| 0 | CFIE0 | R/W | 0h | Cancellation Finished Interrupt Enable 0. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn |

18.7.3.44 MCAN_TXEFC Register (Offset (x8) = F0h, Offset (x16) = 78h) [Reset = 00000000h]

MCAN_TXEFC is shown in [Figure 18-79](#) and described in [Table 18-75](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Configuration

Figure 18-79. MCAN_TXEFC Register

| | | | | | | | |
|----------|----|------|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | EFWM | | | | | |
| R-0h | | | | | | | R/WQ-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | EFS | | | | | |
| R-0h | | | | | | | R/WQ-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EFSA | | | | | | | R/WQ-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EFSA | | | | | | | RESERVED |
| R/WQ-0h | | | | | | | R-0h |

Table 18-75. MCAN_TXEFC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-30 | RESERVED | R | 0h | Reserved |
| 29-24 | EFWM | R/WQ | 0h | Event FIFO Watermark 0 Watermark interrupt disabled 1-32 Level for Tx Event FIFO watermark interrupt (IR.TEFW) >32 Watermark interrupt disabled Reset type: SYSRSn |
| 23-22 | RESERVED | R | 0h | Reserved |
| 21-16 | EFS | R/WQ | 0h | Event FIFO Size. The Tx Event FIFO elements are indexed from 0 to EFS - 1. 0 Tx Event FIFO disabled 1-32 Number of Tx Event FIFO elements >32 Values greater than 32 are interpreted as 32 Reset type: SYSRSn |
| 15-2 | EFSA | R/WQ | 0h | Event FIFO Start Address. Start address of Tx Event FIFO in Message RAM (32-bit word address). Reset type: SYSRSn |
| 1-0 | RESERVED | R | 0h | Reserved |

18.7.3.45 MCAN_TXEFS Register (Offset (x8) = F4h, Offset (x16) = 7Ah) [Reset = 00000000h]

MCAN_TXEFS is shown in [Figure 18-80](#) and described in [Table 18-76](#).

[Return to the Summary Table.](#)

MCAN Tx Event FIFO Status

Figure 18-80. MCAN_TXEFS Register

| | | | | | | | |
|----------|----|------|----|------|----|------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | TEFL | | EFF | |
| R-0h | | | | R-0h | | R-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | EFPI | | | | | |
| R-0h | | | | R-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | EFGI | | | | | |
| R-0h | | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | EFFL | | | | | |
| R-0h | | | | R-0h | | | |

Table 18-76. MCAN_TXEFS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-26 | RESERVED | R | 0h | Reserved |
| 25 | TEFL | R | 0h | Tx Event FIFO Element Lost. This bit is a copy of interrupt flag IR.TEFL. When IR.TEFL is reset, this bit is also reset. 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero. Reset type: SYSRSn |
| 24 | EFF | R | 0h | Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full Reset type: SYSRSn |
| 23-21 | RESERVED | R | 0h | Reserved |
| 20-16 | EFPI | R | 0h | Event FIFO Put Index.Tx Event FIFO write index pointer, range 0 to 31. Reset type: SYSRSn |
| 15-13 | RESERVED | R | 0h | Reserved |
| 12-8 | EFGI | R | 0h | Event FIFO Get Index. Tx Event FIFO read index pointer, range 0 to 31. Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-0 | EFFL | R | 0h | Event FIFO Fill Level. Number of elements stored in Tx Event FIFO, range 0 to 32. Reset type: SYSRSn |

18.7.3.46 MCAN_TXEFA Register (Offset (x8) = F8h, Offset (x16) = 7Ch) [Reset = 00000000h]

MCAN_TXEFA is shown in [Figure 18-81](#) and described in [Table 18-77](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Acknowledge

Figure 18-81. MCAN_TXEFA Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|------|---|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | EFAI | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | R/W-0h |

Table 18-77. MCAN_TXEFA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4-0 | EFAI | R/W | 0h | Event FIFO Acknowledge Index. After the Host has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get Index TXEFS.EFGI to EFAI + 1 and update the Event FIFO Fill Level TXEFS.EFFL. Reset type: SYSRSn |

18.7.4 MCAN_ERROR_REGS Registers

Table 18-78 lists the memory-mapped registers for the MCAN_ERROR_REGS registers. All register offset addresses not listed in **Table 18-78** should be considered as reserved locations and the register contents should not be modified.

Table 18-78. MCAN_ERROR_REGS Registers

| Offset (x8) | Offset (x16) | Acronym | Register Name | Write Protection | Section |
|-------------|--------------|------------------------|---|------------------|---------|
| 0h | 0h | MCANERR_REV | MCAN Error Aggregator Revision Register | Go | |
| 8h | 4h | MCANERR_VECTOR | MCAN ECC Vector Register | Go | |
| Ch | 6h | MCANERR_STAT | MCAN Error Misc Status | Go | |
| 10h | 8h | MCANERR_WRAP_REV | MCAN ECC Wrapper Revision Register | Go | |
| 14h | Ah | MCANERR_CTRL | MCAN ECC Control | Go | |
| 18h | Ch | MCANERR_ERR_CTRL1 | MCAN ECC Error Control 1 Register | Go | |
| 1Ch | Eh | MCANERR_ERR_CTRL2 | MCAN ECC Error Control 2 Register | Go | |
| 20h | 10h | MCANERR_ERR_STAT1 | MCAN ECC Error Status 1 Register | Go | |
| 24h | 12h | MCANERR_ERR_STAT2 | MCAN ECC Error Status 2 Register | Go | |
| 28h | 14h | MCANERR_ERR_STAT3 | MCAN ECC Error Status 3 Register | Go | |
| 3Ch | 1Eh | MCANERR_SEC_EOI | MCAN Single Error Corrected End of Interrupt Register | Go | |
| 40h | 20h | MCANERR_SEC_STATUS | MCAN Single Error Corrected Interrupt Status Register | Go | |
| 80h | 40h | MCANERR_SEC_ENABLE_SET | MCAN Single Error Corrected Interrupt Enable Set Register | Go | |
| C0h | 60h | MCANERR_SEC_ENABLE_CLR | MCAN Single Error Corrected Interrupt Enable Clear Register | Go | |
| 13Ch | 9Eh | MCANERR_DED_EOI | MCAN Double Error Detected End of Interrupt Register | Go | |
| 140h | A0h | MCANERR_DED_STATUS | MCAN Double Error Detected Interrupt Status Register | Go | |
| 180h | C0h | MCANERR_DED_ENABLE_SET | MCAN Double Error Detected Interrupt Enable Set Register | Go | |
| 1C0h | E0h | MCANERR_DED_ENABLE_CLR | MCAN Double Error Detected Interrupt Enable Clear Register | Go | |
| 200h | 100h | MCANERR_AGGR_ENABLE_SE | MCAN Error Aggregator Enable Set Register | Go | |
| 204h | 102h | MCANERR_AGGR_ENABLE_CL | MCAN Error Aggregator Enable Clear Register | Go | |
| 208h | 104h | MCANERR_AGGR_STATUS_SE | MCAN Error Aggregator Status Set Register | Go | |
| 20Ch | 106h | MCANERR_AGGR_STATUS_CL | MCAN Error Aggregator Status Clear Register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 18-79** shows the codes that are used for access types in this section.

Table 18-79. MCAN_ERROR_REGS Access Type Codes

| Access Type | Code | Description |
|-------------|------|-----------------|
| Read Type | | |
| R | R | Read |
| R-0 | R-0 | Read Returns 0s |
| Write Type | | |

Table 18-79. MCAN_ERROR_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|--------------------------|---------|--|
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| WD | W D | Write Decrement. Decrements the specified bit field by the amount written. |
| WI | W I | Write Increment. Increments the specified bit field by the amount written. |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

18.7.4.1 MCANERR_REV Register (Offset (x8) = 0h, Offset (x16) = 0h) [Reset = 66A0EA00h]

MCANERR_REV is shown in [Figure 18-82](#) and described in [Table 18-80](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Revision Register

Figure 18-82. MCANERR_REV Register

| | | | | | | | |
|-----------|----|----------|------|----|-----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| SCHEME | | RESERVED | | | MODULE_ID | | |
| R-1h | | | R-2h | | | R-6A0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MODULE_ID | | | | | | | R-6A0h |
| R-1Dh | | | | | | | R-2h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | REVMAJ | | |
| R-0h | | | | | | | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | REVMIN | | | | | |

Table 18-80. MCANERR_REV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-30 | SCHEME | R | 1h | PID Register Scheme Reset type: SYSRSn |
| 29-28 | RESERVED | R | 2h | Reserved |
| 27-16 | MODULE_ID | R | 6A0h | Module Identification Number Reset type: SYSRSn |
| 15-11 | RESERVED | R | 1Dh | Reserved |
| 10-8 | REVMAJ | R | 2h | Major Revision of the Error Aggregator Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-0 | REVMIN | R | 0h | Minor Revision of the Error Aggregator Reset type: SYSRSn |

18.7.4.2 MCANERR_VECTOR Register (Offset (x8) = 8h, Offset (x16) = 4h) [Reset = 00000000h]

MCANERR_VECTOR is shown in [Figure 18-83](#) and described in [Table 18-81](#).

Return to the [Summary Table](#).

Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC_VECTOR field, together with the RD_SVBU trigger and RD_SVBU_ADDRESS bit field. This initiates the serial read which consummates by setting the RD_SVBU_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address.

Figure 18-83. MCANERR_VECTOR Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----------------|----------|----|----|----|------------|----|------------------|
| RESERVED | | | | | | | RD_SVBU_D ONE |
| R-0h | | | | | | | R-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RD_SVBU_ADDRESS | | | | | | | |
| R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RD_SVBU | RESERVED | | | | ECC_VECTOR | | |
| R-0/W1S-0h | R-0h | | | | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ECC_VECTOR | | | | | | | |
| R/W-0h | | | | | | | |

Table 18-81. MCANERR_VECTOR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------------|---------|-------|---|
| 31-25 | RESERVED | R | 0h | Reserved |
| 24 | RD_SVBU_DONE | R | 0h | Read Completion Flag Reset type: SYSRSn |
| 23-16 | RD_SVBU_ADDRESS | R/W | 0h | Read Address Offset Reset type: SYSRSn |
| 15 | RD_SVBU | R-0/W1S | 0h | Read Trigger Reset type: SYSRSn |
| 14-11 | RESERVED | R | 0h | Reserved |
| 10-0 | ECC_VECTOR | R/W | 0h | ECC RAM ID. Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC_VECTOR field, together with the RD_SVBU trigger and RD_SVBU_ADDRESS bit field. This initiates the serial read which consummates by setting the RD_SVBU_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address. 0x000 Message RAM ECC controller is selected Others Reserved (do not use) Subsequent writes through the SVBUS (offsets 0x10 - 0x3B) have a delayed completion. To avoid conflicts, perform a read back of a register within this range after writing. Reset type: SYSRSn |

18.7.4.3 MCANERR_STAT Register (Offset (x8) = Ch, Offset (x16) = 6h) [Reset = 00000002h]

MCANERR_STAT is shown in [Figure 18-84](#) and described in [Table 18-82](#).

Return to the [Summary Table](#).

MCAN Error Misc Status

Figure 18-84. MCANERR_STAT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RESERVED | | | | | | | | | | | | | | | NUM_RAMs | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R-2h | | | | | | | | | | | | | | | | |

Table 18-82. MCANERR_STAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-11 | RESERVED | R | 0h | Reserved |
| 10-0 | NUM_RAMs | R | 2h | Number of RAMs. Number of ECC RAMs serviced by the aggregator. Reset type: SYSRSn |

18.7.4.4 MCANERR_WRAP_REV Register (Offset (x8) = 10h, Offset (x16) = 8h) [Reset = 66A42A02h]

MCANERR_WRAP_REV is shown in [Figure 18-85](#) and described in [Table 18-83](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-85. MCANERR_WRAP_REV Register

| | | | | | | | |
|-----------|----|----------|------|----|-----------|--------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| SCHEME | | RESERVED | | | MODULE_ID | | |
| R-1h | | | R-2h | | | R-6A4h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MODULE_ID | | | | | | | R-6A4h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | REVMAJ | | |
| R-5h | | | | | | | R-2h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | REVMIN | | | | | |
| R-0h | | | | | | | R-2h |

Table 18-83. MCANERR_WRAP_REV Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|--|
| 31-30 | SCHEME | R | 1h | PID Register Scheme Reset type: SYSRSn |
| 29-28 | RESERVED | R | 2h | Reserved |
| 27-16 | MODULE_ID | R | 6A4h | Module Identification Number Reset type: SYSRSn |
| 15-11 | RESERVED | R | 5h | Reserved |
| 10-8 | REVMAJ | R | 2h | Major Revision of the Error Aggregator Reset type: SYSRSn |
| 7-6 | RESERVED | R | 0h | Reserved |
| 5-0 | REVMIN | R | 2h | Minor Revision of the Error Aggregator Reset type: SYSRSn |

18.7.4.5 MCANERR_CTRL Register (Offset (x8) = 14h, Offset (x16) = Ah) [Reset = 00000187h]

MCANERR_CTRL is shown in [Figure 18-86](#) and described in [Table 18-84](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-86. MCANERR_CTRL Register

| | | | | | | | |
|----------|------------|-------------|-----------|-----------|------------|-----------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| R/W-1h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-1h | R/W-1h | R/W-1h |
| RESERVED | ERROR_ONCE | FORCE_N_ROW | FORCE_DED | FORCE_SEC | ENABLE_RMW | ECC_CHECK | ECC_ENABLE |
| R/W-1h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-1h | R/W-1h | R/W-1h |

Table 18-84. MCANERR_CTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------------|------|-------|--|
| 31-9 | RESERVED | R | 0h | Reserved |
| 8 | CHECK_SVBU_S_TIMEOUT | R/W | 1h | Enables Serial VBUS timeout mechanism Reset type: SYSRSn |
| 7 | RESERVED | R/W | 1h | Reserved |
| 6 | ERROR_ONCE | R/W | 0h | If this bit is set, the FORCE_SEC/FORCE_DED will inject an error to the specified row only once. The FORCE_SEC bit will be cleared once a writeback happens. If writeback is not enabled, this error will be cleared the cycle following the read when the data is corrected. For double-bit errors, the FORCE_DED bit will be cleared the cycle following the double-bit error. Any subsequent reads will not force an error. Reset type: SYSRSn |
| 5 | FORCE_N_ROW | R/W | 0h | Enable single/double-bit error on the next RAM read, regardless of the MCANERR_ERR_CTRL1.ECC_ROW setting. For write through mode, this applies to writes as well as reads. Reset type: SYSRSn |
| 4 | FORCE_DED | R/W | 0h | Force double-bit error. Cleared the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit. Reset type: SYSRSn |
| 3 | FORCE_SEC | R/W | 0h | Force single-bit error. Cleared on a writeback or the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit. Reset type: SYSRSn |

Table 18-84. MCANERR_CTRL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2 | ENABLE_RMW | R/W | 1h | Enable read-modify-write on partial word writes Reset type: SYSRSn |
| 1 | ECC_CHECK | R/W | 1h | Enable ECC Check. ECC is completely bypassed if both ECC_ENABLE and ECC_CHECK are '0'. Reset type: SYSRSn |
| 0 | ECC_ENABLE | R/W | 1h | Enable ECC Generation Reset type: SYSRSn |

18.7.4.6 MCANERR_ERR_CTRL1 Register (Offset (x8) = 18h, Offset (x16) = Ch) [Reset = 00000000h]

MCANERR_ERR_CTRL1 is shown in [Figure 18-87](#) and described in [Table 18-85](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-87. MCANERR_ERR_CTRL1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ECC_ROW | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 18-85. MCANERR_ERR_CTRL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 31-0 | ECC_ROW | R/W | 0h | Row address where FORCE_SEC or FORCEDED needs to be applied. This is ignored if FORCE_N_ROW is set. Reset type: SYSRSn |

18.7.4.7 MCANERR_ERR_CTRL2 Register (Offset (x8) = 1Ch, Offset (x16) = Eh) [Reset = 00000000h]

MCANERR_ERR_CTRL2 is shown in [Figure 18-88](#) and described in [Table 18-86](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-88. MCANERR_ERR_CTRL2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ECC_BIT2 | | | | | | | | | | | | | | | | ECC_BIT1 | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | |

Table 18-86. MCANERR_ERR_CTRL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | ECC_BIT2 | R/W | 0h | Second column/data bit that needs to be flipped when FORCE_DED is set Reset type: SYSRSn |
| 15-0 | ECC_BIT1 | R/W | 0h | Column/Data bit that needs to be flipped when FORCE_SEC or FORCE_DED is set Reset type: SYSRSn |

18.7.4.8 MCANERR_ERR_STAT1 Register (Offset (x8) = 20h, Offset (x16) = 10h) [Reset = 00000000h]

MCANERR_ERR_STAT1 is shown in [Figure 18-89](#) and described in [Table 18-87](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-89. MCANERR_ERR_STAT1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------------|----------|----|---------------|------------|----|------------|----|
| ECC_BIT1 | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| ECC_BIT1 | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CLR_CTRL_REG_ERROR | RESERVED | | CLR_ECC_OTHER | CLR_ECCDED | | CLR_ECCSEC | |
| R/W1S-0h | R/WD-0h | | R/W1C-0h | R/WD-0h | | R/WD-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CTRL_REG_ERROR | RESERVED | | ECC_OTHER | ECCDED | | ECCSEC | |
| R/W1S-0h | R/WI-0h | | R/W1S-0h | R/WI-0h | | R/WI-0h | |

Table 18-87. MCANERR_ERR_STAT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------------|-------|-------|---|
| 31-16 | ECC_BIT1 | R | 0h | ECC Error Bit Position. Indicates the bit position in the RAM data that is in error on an SEC error. Only valid on an SEC error. 0 Bit 0 is in error 1 Bit 1 is in error 2 Bit 2 is in error 3 Bit 3 is in error ... 31 Bit 31 is in error >32 Invalid Reset type: SYSRSn |
| 15 | CLR_CTRL_REG_ERROR | R/W1S | 0h | Writing a '1' clears the CTRL_REG_ERROR bit Reset type: SYSRSn |
| 14-13 | RESERVED | R/WD | 0h | Reserved |
| 12 | CLR_ECC_OTHER | R/W1C | 0h | Writing a '1' clears the ECC_OTHER bit. Reset type: SYSRSn |
| 11-10 | CLR_ECCDED | R/WD | 0h | Clear ECCDED. A write of a non-zero value to this bit field decrements the ECCDED bit field by the value provided. Reset type: SYSRSn |
| 9-8 | CLR_ECCSEC | R/WD | 0h | Clear ECCSEC. A write of a non-zero value to this bit field decrements the ECCSEC bit field by the value provided. Reset type: SYSRSn |
| 7 | CTRL_REG_ERROR | R/W1S | 0h | Control Register Error. A bit field in the control register is in an ambiguous state. This means that the redundancy registers have detected a state where not all values are the same and has defaulted to the reset state. S/W needs to re-write these registers to a known state. A write of 1 will set this interrupt flag. Reset type: SYSRSn |
| 6-5 | RESERVED | R/WI | 0h | Reserved |

Table 18-87. MCANERR_ERR_STAT1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------|-------|-------|--|
| 4 | ECC_OTHER | R/W1S | 0h | <p>SEC While Writeback Error Status</p> <p>0 No SEC error while writeback pending</p> <p>1 Indicates that successive single-bit errors have occurred while a writeback is still pending</p> <p>Reset type: SYSRSn</p> |
| 3-2 | ECCDED | R/WI | 0h | <p>Double Bit Error Detected Status. A 2-bit saturating counter of the number of DED errors that have occurred since last cleared.</p> <p>0 No double-bit error detected</p> <p>1 One double-bit error was detected</p> <p>2 Two double-bit errors were detected</p> <p>3 Three double-bit errors were detected</p> <p>A write of a non-zero value to this bit field increments it by the value provided.</p> <p>Reset type: SYSRSn</p> |
| 1-0 | ECC_SEC | R/WI | 0h | <p>Single Bit Error Corrected Status. A 2-bit saturating counter of the number of SEC errors that have occurred since last cleared.</p> <p>0 No single-bit error detected</p> <p>1 One single-bit error was detected and corrected</p> <p>2 Two single-bit errors were detected and corrected</p> <p>3 Three single-bit errors were detected and corrected</p> <p>A write of a non-zero value to this bit field increments it by the value provided.</p> <p>Reset type: SYSRSn</p> |

18.7.4.9 MCANERR_ERR_STAT2 Register (Offset (x8) = 24h, Offset (x16) = 12h) [Reset = 00000000h]

MCANERR_ERR_STAT2 is shown in [Figure 18-90](#) and described in [Table 18-88](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-90. MCANERR_ERR_STAT2 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ECC_ROW | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 18-88. MCANERR_ERR_STAT2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|--|
| 31-0 | ECC_ROW | R | 0h | Indicates the row address where the single or double-bit error occurred. This value is address offset/4. Reset type: SYSRSn |

18.7.4.10 MCANERR_ERR_STAT3 Register (Offset (x8) = 28h, Offset (x16) = 14h) [Reset = 00000000h]

MCANERR_ERR_STAT3 is shown in [Figure 18-91](#) and described in [Table 18-89](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

Figure 18-91. MCANERR_ERR_STAT3 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|----|----|-----------------------|----------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | CLR_SVBUS_T IMEOUT | RESERVED |
| R-0h | | | | | | R-0/W1C-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | SVBUS_TIMEO UT | WB_PEND |
| R-0h | | | | | | R-0/W1S-0h | R-0h |

Table 18-89. MCANERR_ERR_STAT3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------|---------|-------|--|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9 | CLR_SVBUS_TIMEOUT | R-0/W1C | 0h | Write 1 to clear the Serial VBUS Timeout Flag Reset type: SYSRSn |
| 8-2 | RESERVED | R | 0h | Reserved |
| 1 | SVBUS_TIMEOUT | R-0/W1S | 0h | Serial VBUS Timeout Flag. Write 1 to set. Reset type: SYSRSn |
| 0 | WB_PEND | R | 0h | Delayed Write Back Pending Status 0 No write back pending 1 An ECC data correction write back is pending Reset type: SYSRSn |

18.7.4.11 MCANERR_SEC_EOI Register (Offset (x8) = 3Ch, Offset (x16) = 1Eh) [Reset = 00000000h]

MCANERR_SEC_EOI is shown in Figure 18-92 and described in Table 18-90.

Return to the [Summary Table](#).

MCAN Single Error Corrected End of Interrupt Register

Figure 18-92. MCANERR_SEC_EOI Register

| | | | | | | | |
|------------|----|----|----|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EOI_WR |
| R-0/W1S-0h | | | | | | | |

Table 18-90. MCANERR_SEC_EOI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|--|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EOI_WR | R-0/W1S | 0h | Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. Note that a write to the MCANERR_ERR_STAT1.CLR_ECC_SEC goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field. Reset type: SYSRSn |

18.7.4.12 MCANERR_SEC_STATUS Register (Offset (x8) = 40h, Offset (x16) = 20h) [Reset = 00000000h]

MCANERR_SEC_STATUS is shown in [Figure 18-93](#) and described in [Table 18-91](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Status Register

Figure 18-93. MCANERR_SEC_STATUS Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | MSGMEM_PEND |
| R-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 18-91. MCANERR_SEC_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|---------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | MSGMEM_PEND | R-0/W1S | 0h | Message RAM SEC Interrupt Pending 0 No SEC interrupt is pending 1 SEC interrupt is pending Reset type: SYSRSn |

18.7.4.13 MCANERR_SEC_ENABLE_SET Register (Offset (x8) = 80h, Offset (x16) = 40h) [Reset = 00000000h]

MCANERR_SEC_ENABLE_SET is shown in [Figure 18-94](#) and described in [Table 18-92](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Enable Set Register

Figure 18-94. MCANERR_SEC_ENABLE_SET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|----|----|----------|-----------------------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | MSGMEM_ENA BLE_SET |
| R-0h | | | | | | R/W1S-0h | R/W1S-0h |

Table 18-92. MCANERR_SEC_ENABLE_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|-------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R/W1S | 0h | Reserved |
| 0 | MSGMEM_ENABLE_SET | R/W1S | 0h | Message RAM SEC Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |

18.7.4.14 MCANERR_SEC_ENABLE_CLR Register (Offset (x8) = C0h, Offset (x16) = 60h) [Reset = 00000000h]

MCANERR_SEC_ENABLE_CLR is shown in [Figure 18-95](#) and described in [Table 18-93](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Enable Clear Register

Figure 18-95. MCANERR_SEC_ENABLE_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|-----------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | MSGMEM_ENA BLE_CLR |
| R-0h | | | | | | R/W1C-0h | R/W1C-0h |

Table 18-93. MCANERR_SEC_ENABLE_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|-------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R/W1C | 0h | Reserved |
| 0 | MSGMEM_ENABLE_CLR | R/W1C | 0h | Message RAM SEC Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |

18.7.4.15 MCANERRDED_EOI Register (Offset (x8) = 13Ch, Offset (x16) = 9Eh) [Reset = 00000000h]

MCANERRDED_EOI is shown in Figure 18-96 and described in Table 18-94.

Return to the [Summary Table](#).

MCAN Double Error Detected End of Interrupt Register

Figure 18-96. MCANERRDED_EOI Register

| | | | | | | | |
|------------|----|----|----|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EOI_WR |
| R-0/W1S-0h | | | | | | | |

Table 18-94. MCANERRDED_EOI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|---------|-------|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | EOI_WR | R-0/W1S | 0h | Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. Note that a write to the MCANERRERR_STAT1.CLR_ECCDED goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERRERR_STAT1 register back prior to writing to this bit field. Reset type: SYSRSn |

18.7.4.16 MCANERRDED_STATUS Register (Offset (x8) = 140h, Offset (x16) = A0h) [Reset = 00000000h]

MCANERRDED_STATUS is shown in [Figure 18-97](#) and described in [Table 18-95](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Status Register

Figure 18-97. MCANERRDED_STATUS Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|-------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | MSGMEM_PEND |
| R-0h | | | | | | R-0/W1S-0h | R-0/W1S-0h |

Table 18-95. MCANERRDED_STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|---------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R-0/W1S | 0h | Reserved |
| 0 | MSGMEM_PEND | R-0/W1S | 0h | Message RAM DED Interrupt Pending 0 No DED interrupt is pending 1 DED interrupt is pending Reset type: SYSRSn |

18.7.4.17 MCANERR_DED_ENABLE_SET Register (Offset (x8) = 180h, Offset (x16) = C0h) [Reset = 00000000h]

MCANERR_DED_ENABLE_SET is shown in [Figure 18-98](#) and described in [Table 18-96](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Enable Set Register

Figure 18-98. MCANERR_DED_ENABLE_SET Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----|----|----|----|----|----------|-----------------------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | MSGMEM_ENA BLE_SET |
| R-0h | | | | | | R/W1S-0h | R/W1S-0h |

Table 18-96. MCANERR_DED_ENABLE_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|-------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R/W1S | 0h | Reserved |
| 0 | MSGMEM_ENABLE_SET | R/W1S | 0h | Message RAM DED Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |

18.7.4.18 MCANERRDED_ENABLE_CLR Register (Offset (x8) = 1C0h, Offset (x16) = E0h) [Reset = 00000000h]

MCANERRDED_ENABLE_CLR is shown in [Figure 18-99](#) and described in [Table 18-97](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Enable Clear Register

Figure 18-99. MCANERRDED_ENABLE_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|-------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | MSGMEM_ENABLE_CLR |
| R-0h | | | | | | R/W1C-0h | R/W1C-0h |

Table 18-97. MCANERRDED_ENABLE_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------------|-------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R/W1C | 0h | Reserved |
| 0 | MSGMEM_ENABLE_CLR | R/W1C | 0h | Message RAM DED Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |

18.7.4.19 MCANERR_AGGR_ENABLE_SET Register (Offset (x8) = 200h, Offset (x16) = 100h) [Reset = 00000000h]

MCANERR_AGGR_ENABLE_SET is shown in [Figure 18-100](#) and described in [Table 18-98](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Enable Set Register

Figure 18-100. MCANERR_AGGR_ENABLE_SET Register

| | | | | | | | |
|----------|----|----|----|----|----|--------------------|-------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | ENABLE_TIMEOUT_SET | ENABLE_PARITY_SET |
| R-0h | | | | | | R/W1S-0h | R/W1S-0h |

Table 18-98. MCANERR_AGGR_ENABLE_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|-------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | ENABLE_TIMEOUT_SET | R/W1S | 0h | Write 1 to enable timeout errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |
| 0 | ENABLE_PARITY_SET | R/W1S | 0h | Write 1 to enable parity errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |

18.7.4.20 MCANERR_AGGR_ENABLE_CLR Register (Offset (x8) = 204h, Offset (x16) = 102h) [Reset = 00000000h]

MCANERR_AGGR_ENABLE_CLR is shown in [Figure 18-101](#) and described in [Table 18-99](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Enable Clear Register

Figure 18-101. MCANERR_AGGR_ENABLE_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|--------------------|-------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | ENABLE_TIMEOUT_CLR | ENABLE_PARITY_CLR |
| R-0h | | | | | | R/W1C-0h | R/W1C-0h |

Table 18-99. MCANERR_AGGR_ENABLE_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------------|-------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | ENABLE_TIMEOUT_CLR | R/W1C | 0h | Write 1 to disable timeout errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |
| 0 | ENABLE_PARITY_CLR | R/W1C | 0h | Write 1 to disable parity errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn |

18.7.4.21 MCANERR_AGGR_STATUS_SET Register (Offset (x8) = 208h, Offset (x16) = 104h) [Reset = 00000000h]

MCANERR_AGGR_STATUS_SET is shown in [Figure 18-102](#) and described in [Table 18-100](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Status Set Register

Figure 18-102. MCANERR_AGGR_STATUS_SET Register

| | | | | | | | |
|----------|----|----|----|---------------|----|-----------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | SVBUS_TIMEOUT | | AGGR_PARITY_ERR | |
| R-0h | | | | R/WI-0h | | R/WI-0h | |

Table 18-100. MCANERR_AGGR_STATUS_SET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------------|------|-------|---|
| 31-4 | RESERVED | R | 0h | Reserved |
| 3-2 | SVBUS_TIMEOUT | R/WI | 0h | Aggregator Serial VBUS Timeout Error Status 2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared. 0 No timeout errors have occurred 1 One timeout error has occurred 2 Two timeout errors have occurred 3 Three timeout errors have occurred A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn |
| 1-0 | AGGR_PARITY_ERR | R/WI | 0h | Aggregator Parity Error Status 2-bit saturating counter of the number of parity errors that have occurred since last cleared. 0 No parity errors have occurred 1 One parity error has occurred 2 Two parity errors have occurred 3 Three parity errors have occurred A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn |

18.7.4.22 MCANERR_AGGR_STATUS_CLR Register (Offset (x8) = 20Ch, Offset (x16) = 106h) [Reset = 00000000h]

MCANERR_AGGR_STATUS_CLR is shown in [Figure 18-103](#) and described in [Table 18-101](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Status Clear Register

Figure 18-103. MCANERR_AGGR_STATUS_CLR Register

| | | | | | | | |
|----------|----|----|----|---------------|----|-----------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | SVBUS_TIMEOUT | | AGGR_PARITY_ERR | |
| R-0h | | | | R/WD-0h | | R/WD-0h | |

Table 18-101. MCANERR_AGGR_STATUS_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------------|------|-------|---|
| 31-4 | RESERVED | R | 0h | Reserved |
| 3-2 | SVBUS_TIMEOUT | R/WD | 0h | Aggregator Serial VBUS Timeout Error Status 2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared. 0 No timeout errors have occurred 1 One timeout error has occurred 2 Two timeout errors have occurred 3 Three timeout errors have occurred A write of a non-zero value to this bit field decrements it by the value provided. Reset type: SYSRSn |
| 1-0 | AGGR_PARITY_ERR | R/WD | 0h | Aggregator Parity Error Status 2-bit saturating counter of the number of parity errors that have occurred since last cleared. 0 No parity errors have occurred 1 One parity error has occurred 2 Two parity errors have occurred 3 Three parity errors have occurred A write of a non-zero value to this bit field decrements it by the value provided. Reset type: SYSRSn |

18.7.5 MCAN Registers to Driverlib Functions

Table 18-102. MCAN Registers to Driverlib Functions

| File | Driverlib Function |
|---------|--------------------|
| SS_PID | |
| - | |
| SS_CTRL | |
| - | |
| SS_STAT | |

Table 18-102. MCAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------------------------|--------------------|
| - | |
| SS_ICS | |
| - | |
| SS_IRS | |
| - | |
| SS_IACS | |
| - | |
| SS_IE | |
| - | |
| SS_IES | |
| - | |
| SS_EOI | |
| - | |
| SS_EXT_TS_PRESCALER | |
| - | |
| SS_EXT_TS_UNSERVICED_INTR_CNTR | |
| - | |
| CREL | |
| - | |
| ENDN | |
| - | |
| DBTP | |
| - | |
| TEST | |
| - | |
| RWD | |
| - | |
| CCCR | |
| - | |
| NBTP | |
| - | |
| TSCC | |
| - | |
| TSCV | |
| - | |
| TOCC | |
| - | |
| TOCV | |
| - | |
| ECR | |
| - | |
| PSR | |
| - | |
| TDCR | |
| - | |

Table 18-102. MCAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------|--------------------|
| IR | |
| - | |
| IE | |
| - | |
| ILS | |
| - | |
| ILE | |
| - | |
| GFC | |
| - | |
| SIDFC | |
| - | |
| XIDFC | |
| - | |
| XIDAM | |
| - | |
| HPMS | |
| - | |
| NDAT1 | |
| - | |
| NDAT2 | |
| - | |
| RXF0C | |
| - | |
| RXF0S | |
| - | |
| RXF0A | |
| - | |
| RXBC | |
| - | |
| RXF1C | |
| - | |
| RXF1S | |
| - | |
| RXF1A | |
| - | |
| RXESC | |
| - | |
| TXBC | |
| - | |
| TXFQS | |
| - | |
| TXESC | |
| - | |
| TXBRP | |

Table 18-102. MCAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------------|--------------------|
| - | |
| TXBAR | |
| - | |
| TXBCR | |
| - | |
| TXBTO | |
| - | |
| TXBCF | |
| - | |
| TXBTIE | |
| - | |
| TXBCIE | |
| - | |
| TXEFC | |
| - | |
| TXEFS | |
| - | |
| TXEFA | |
| - | |
| ERR_REV | |
| - | |
| ERR_VECTOR | |
| - | |
| ERR_STAT | |
| - | |
| ERR_WRAP_REV | |
| - | |
| ERR_CTRL | |
| - | |
| ERR_ERR_CTRL1 | |
| - | |
| ERR_ERR_CTRL2 | |
| - | |
| ERR_ERR_STAT1 | |
| - | |
| ERR_ERR_STAT2 | |
| - | |
| ERR_ERR_STAT3 | |
| - | |
| ERR_SEC_EOI | |
| - | |
| ERR_SEC_STATUS | |
| - | |
| ERR_SEC_ENABLE_SET | |
| - | |

Table 18-102. MCAN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|---------------------------|--------------------|
| ERR_SEC_ENABLE_CLR | |
| - | |
| ERRDED_EOI | |
| - | |
| ERRDED_STATUS | |
| - | |
| ERRDED_ENABLE_SET | |
| - | |
| ERRDED_ENABLE_CLR | |
| - | |
| ERRAGGR_ENABLE_SET | |
| - | |
| ERRAGGR_ENABLE_CLR | |
| - | |
| ERRAGGR_STATUS_SET | |
| - | |
| ERRAGGR_STATUS_CLR | |
| - | |

Chapter 19

Inter-Integrated Circuit Module (I2C)



This chapter describes the features and operation of the inter-integrated circuit (I2C) module. The I2C module provides an interface between one of these devices and devices compliant with the NXP Semiconductors Inter-IC bus (I2C bus) specification version 2.1, and connected by way of an I2C bus. External components attached to this 2-wire serial bus can transmit/receive 1- to 8-bit data to/from the device through the I2C module. This chapter assumes the reader is familiar with the I2C bus specification.

Note

A unit of data transmitted or received by the I2C module can have fewer than 8 bits; however, for convenience, a unit of data is called a data byte throughout this chapter. The number of bits in a data byte is selectable by way of the BC bits of the mode register, I2CMDR.

| | |
|---|-------------|
| 19.1 Introduction..... | 1982 |
| 19.2 Configuring Device Pins..... | 1987 |
| 19.3 I2C Module Operational Details..... | 1987 |
| 19.4 Interrupt Requests Generated by the I2C Module..... | 1998 |
| 19.5 Resetting or Disabling the I2C Module..... | 2002 |
| 19.6 Software..... | 2003 |
| 19.7 I2C Registers..... | 2005 |

19.1 Introduction

The I2C module supports any slave or master I2C-compatible device. [Figure 19-1](#) shows an example of multiple I2C modules connected for a two-way transfer from one device to other devices.




Figure 19-1. Multiple I2C Modules Connected

19.1.1 I2C Related Collateral

Foundational Materials

- [C2000 Academy - I2C](#)
- [I2C Hardware Overview \(Video\)](#)
- [I2C Protocol Overview \(Video\)](#)
- [Understanding the I2C Bus Application Report](#)

Getting Started Materials

- [Configuring the TMS320F280x DSP as an I2C Processor Application Report](#)
- [I2C Buffers Overview \(Video\)](#)
- [I2C Dynamic Addressing Application Report](#)
- [I2C translators overview \(Video\)](#)
- [Interfacing EEPROM Using C2000 I2C Module Application Report](#)
- [Why, When, and How to use I2C Buffers Application Report](#)

Expert Materials

- [I2C Bus Pull-Up Resistor Calculation Application Report](#)
- [Maximum Clock Frequency of I2C Bus Using Repeaters Application Report](#)

19.1.2 Features

The I2C module has the following features:

- Compliance with the NXP Semiconductors I2C bus specification (version 2.1):
 - Support for 8-bit format transfers
 - 7-bit and 10-bit addressing modes
 - General call
 - START byte mode
 - Support for multiple master-transmitters and slave-receivers
 - Support for multiple slave-transmitters and master-receivers
 - Combined master transmit/receive and receive/transmit mode
 - Data transfer rate from 10kbps up to 400kbps (Fast-mode)
- Receive FIFO and Transmitter FIFO (16-deep x 8-bit FIFO)
- Supports two ePIE interrupts:
 - I2Cx Interrupt – Any of the following events can be configured to generate an I2Cx interrupt:
 - Transmit-data ready
 - Receive-data ready
 - Register-access ready
 - No-acknowledgment received
 - Arbitration lost
 - Stop condition detected
 - Addressed as slave
 - I2Cx_FIFO interrupts:
 - Transmit FIFO interrupt
 - Receive FIFO interrupt
- Module enable and disable capability
- Free data format mode

19.1.3 Features Not Supported

The I2C module does not support:

- High-speed mode (Hs-mode)
- CBUS-compatibility mode

19.1.4 Functional Overview

Each device connected to an I2C bus is recognized by a unique address. Each device can operate as either a transmitter or a receiver, depending on the function of the device. A device connected to the I2C bus can also be considered as the master or the slave when performing data transfers. A master device is the device that initiates a data transfer on the bus and generates the clock signals to permit that transfer. During this transfer, any device addressed by this master is considered a slave. The I2C module supports the multi-master mode, in which one or more devices capable of controlling an I2C bus can be connected to the same I2C bus.

For data communication, the I2C module has a serial data pin (SDA) and a serial clock pin (SCL), as shown in [Figure 19-2](#). These two pins carry information between the C28x device and other devices connected to the I2C bus. The SDA and SCL pins are both bidirectional and each must be connected to a positive supply voltage using a pull-up resistor. When the bus is free, both pins are high. The driver of these two pins has an open-drain configuration to perform the required wired-AND function.

There are two major transfer techniques:

- Standard Mode: Send exactly n data values, where n is a value you program in an I2C module register. See the I2CCNT register in the *I2C Registers* section for more information.
- Repeat Mode: Keep sending data values until you use software to initiate a STOP condition or a new START condition. See the I2CMDR register in the *I2C Registers* section for RM bit information.

The I2C module consists of the following primary blocks:

- A serial interface: one data pin (SDA) and one clock pin (SCL)
- Data registers and FIFOs to temporarily hold receive data and transmit data traveling between the SDA pin and the CPU
- Control and status registers
- A peripheral bus interface to enable the CPU to access the I2C module registers and FIFOs.
- A clock synchronizer to synchronize the I2C input clock (from the device clock generator) and the clock on the SCL pin, and to synchronize data transfers with masters of different clock speeds
- A prescaler to divide down the input clock that is driven to the I2C module
- A noise filter on each of the two pins, SDA and SCL
- An arbitrator to handle arbitration between the I2C module (when the I2C module is a master) and another master
- Interrupt generation logic, so that an interrupt can be sent to the CPU
- FIFO interrupt generation logic, so that FIFO access can be synchronized to data reception and data transmission in the I2C module

[Figure 19-2](#) shows the four registers used for transmission and reception in non-FIFO mode. The CPU writes data for transmission to I2CDXR and reads received data from I2CDRR. When the I2C module is configured as a transmitter, data written to I2CDXR is copied to I2CXSR and shifted out on the SDA pin one bit at a time. When the I2C module is configured as a receiver, received data is shifted into I2CRSR and then copied to I2CDRR.




Figure 19-2. I2C Module Conceptual Block Diagram

19.1.5 Clock Generation

The I2C module clock determines the frequency at which the I2C module operates. A programmable prescaler in the I2C module divides down the SYSCLK to produce the I2C module clock and this I2C module clock is divided further to produce the I2C master clock on the SCL pin. [Figure 19-3](#) shows the clock generation diagram for I2C module.




Figure 19-3. Clocking Diagram for the I2C Module

Note

To meet all of the I2C protocol timing specifications, the I2C module clock must be between 7 to 12MHz.

To specify the divide-down value, initialize the IPSC field of the prescaler register, I2CPSC. The resulting frequency is:

$$\text{I2C Module Clock (Fmod)} = \frac{\text{SYSCLK}}{(\text{I2CPSC} + 1)} \quad (15)$$

The prescaler must be initialized only while the I2C module is in the reset state (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

The master clock appears on the SCL pin when the I2C module is configured to be a master on the I2C bus. This clock controls the timing of communication between the I2C module and a slave. As shown in [Figure 19-3](#), a second clock divider in the I2C module divides down the module clock to produce the master clock. The clock divider uses the ICCL value of I2CCLKL to divide down the low portion of the module clock signal and uses the ICCH value of I2CCLKH to divide down the high portion of the module clock signal. See [Section 19.1.6](#) for the master clock frequency equation.

19.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH)

As explained in [Section 19.1.5](#), when the I2C module is a master, the I2C module clock is divided down further to use as the master clock on the SCL pin. As shown in [Figure 19-4](#), the shape of the master clock depends on two divide-down values:

- ICCL in I2CCLKL. For each master clock cycle, ICCL determines the amount of time the signal is low.
- ICCH in I2CCLKH. For each master clock cycle, ICCH determines the amount of time the signal is high.




Figure 19-4. Roles of the Clock Divide-Down Values (ICCL and ICCH)

19.1.6.1 Formula for the Master Clock Period

The master clock period (T_{mst}) is a multiple of the period of the I2C Module Clock (T_{mod}):

$$\text{Master Clock period (T}_{mst}\text{)} = \frac{[(\text{ICCH} + d) + (\text{ICCL} + d)]}{\text{I2C Module Clock (Fmod)}} \quad (16)$$

where d depends on the divide-down value IPSC, as shown in [Table 19-1](#). IPSC is described in the I2CPSC register.

Table 19-1. Dependency of Delay d on the Divide-Down Value IPSC

| IPSC | d |
|----------------|-----|
| 0 | 7 |
| 1 | 6 |
| Greater than 1 | 5 |

19.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

19.3 I2C Module Operational Details

This section provides an overview of the I2C bus protocol and how it is implemented.

19.3.1 Input and Output Voltage Levels

One clock pulse is generated by the master device for each data bit transferred. Due to a variety of different technology devices that can be connected to the I2C bus, the levels of logic 0 (low) and logic 1 (high) are not fixed and depend on the associated level of V_{DD}. For details, see the device data sheet.

19.3.2 Selecting Pullup Resistors

The chosen pullup resistor must meet the I2C standard timings. In most circumstances, 2.2kΩ of total bus resistance to VDDIO is sufficient. The value of the pullup resistance used on both the SCL and SDA pins be matched is also recommended. For evaluating pullup resistor values for a particular design, see the [I2C Bus Pullup Resistor Calculation Application Report](#).

19.3.3 Data Validity

The data on SDA must be stable during the high period of the clock (see [Figure 19-5](#)). The high or low state of the data line, SDA, must change only when the clock signal on SCL is low.




Figure 19-5. Bit Transfer on the I2C bus

19.3.4 Operating Modes

The I2C module has four basic operating modes to support data transfers as a master and as a slave. See [Table 19-2](#) for the names and descriptions of the modes.

If the I2C module is a master, the I2C module begins as a master-transmitter and typically transmits an address for a particular slave. When giving data to the slave, the I2C module must remain a master-transmitter. To receive data from a slave, the I2C module must be changed to the master-receiver mode.

If the I2C module is a slave, the I2C module begins as a slave-receiver and typically sends acknowledgment when the I2C module recognizes the slave address from a master. If the master is sending data to the I2C module, the module must remain a slave-receiver. If the master has requested data from the I2C module, the module must be changed to the slave-transmitter mode.

Table 19-2. Operating Modes of the I2C Module

| Operating Mode | Description |
|-------------------------|--|
| Slave-receiver mode | The I2C module is a slave and receives data from a master. All slaves begin in this mode. In this mode, serial data bits received on SDA are shifted in with the clock pulses that are generated by the master. As a slave, the I2C module does not generate the clock signal, but can hold SCL low while the intervention of the device is required (RSFULL = 1 in I2CSTR) after a byte has been received. See Section 19.3.8 for more details. |
| Slave-transmitter mode | The I2C module is a slave and transmits data to a master. This mode can be entered only from the slave-receiver mode; the I2C module must first receive a command from the master. When using any of the 7-bit/10-bit addressing formats, the I2C module enters the slave-transmitter mode if the slave address byte is the same as the address (in I2COAR) and the master has transmitted R/W = 1. As a slave-transmitter, the I2C module then shifts the serial data out on SDA with the clock pulses that are generated by the master. While a slave, the I2C module does not generate the clock signal, but it can hold SCL low while the intervention of the device is required (XSMT = 0 in I2CSTR) after a byte has been transmitted. See Section 19.3.8 for more details. |
| Master-receiver mode | The I2C module is a master and receives data from a slave. This mode can be entered only from the master-transmitter mode; the I2C module must first transmit a command to the slave. When using any of the 7-bit/10-bit addressing formats, the I2C module enters the master-receiver mode after transmitting the slave address byte and R/W = 1. Serial data bits on SDA are shifted into the I2C module with the clock pulses generated by the I2C module on SCL. The clock pulses are inhibited and SCL is held low when the intervention of the device is required (RSFULL = 1 in I2CSTR) after a byte has been received. |
| Master-transmitter mode | The I2C module is a master and transmits control information and data to a slave. All masters begin in this mode. In this mode, data assembled in any of the 7-bit/10-bit addressing formats is shifted out on SDA. The bit shifting is synchronized with the clock pulses generated by the I2C module on SCL. The clock pulses are inhibited and SCL is held low when the intervention of the device is required (XSMT = 0 in I2CSTR) after a byte has been transmitted. |

To summarize, SCL is held low in the following conditions:

- When an overrun condition is detected (RSFULL = 1), in Slave-receiver mode.
- When an underflow condition is detected (XSMT = 0), in Slave-transmitter mode.

I2C slave nodes accept and provide data when the I2C master node requests data.

- To release SCL in slave-receiver mode, read data from I2CDRR.
- To release SCL in slave-transmitter mode, write data to I2CDXR.
- To force a release without handling the data, reset the module using the I2CMDR.IRS bit.

Table 19-3. Master-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMDR

| RM | STT | STP | Bus Activity ⁽¹⁾ | Description |
|----|-----|-----|-----------------------------|--|
| 0 | 0 | 0 | None | No activity |
| 0 | 0 | 1 | P | STOP condition |
| 0 | 1 | 0 | S-A-D..(n)..D.. | START condition, slave address, n data bytes (n = value in I2CCNT) |
| 0 | 1 | 1 | S-A-D..(n)..D-P | START condition, slave address, n data bytes, STOP condition (n = value in I2CCNT) |
| 1 | 0 | 0 | None | No activity |
| 1 | 0 | 1 | P | STOP condition |
| 1 | 1 | 0 | S-A-D-D-D.. | Repeat mode transfer: START condition, slave address, continuous data transfers until STOP condition or next START condition |
| 1 | 1 | 1 | None | Reserved bit combination (No activity) |

(1) S = START condition; A = Address; D = Data byte; P = STOP condition;




Figure 19-6. I2C Slave TX / RX Flowchart




Figure 19-7. I2C Master TX / RX Flowchart

19.3.5 I2C Module START and STOP Conditions

START and STOP conditions can be generated by the I2C module when the module is configured to be a master on the I2C bus. As shown in [Figure 19-8](#):

- The START condition is defined as a high-to-low transition on the SDA line while SCL is high. A master drives this condition to indicate the start of a data transfer.
- The STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. A master drives this condition to indicate the end of a data transfer.




Figure 19-8. I2C Module START and STOP Conditions

After a START condition and before a subsequent STOP condition, the I2C bus is considered busy, and the bus busy (BB) bit of I2CSTR is 1. Between a STOP condition and the next START condition, the bus is considered free, and BB is 0.

For the I2C module to start a data transfer with a START condition, the master mode bit (MST) and the START condition bit (STT) in I2CMDR must both be 1. For the I2C module to end a data transfer with a STOP condition, the STOP condition bit (STP) must be set to 1. When the BB bit is set to 1 and the STT bit is set to 1, a repeated START condition is generated. For a description of I2CMDR and the bits (including MST, STT, and STP), see [Section 19.7](#).

The I2C peripheral cannot detect a START or STOP condition while in reset (IRS = 0). The BB bit remains in the cleared state (BB = 0) while the I2C peripheral is in reset (IRS = 0). When the I2C peripheral is taken out of reset (IRS set to 1), the BB bit does not correctly reflect the I2C bus status until a START or STOP condition is detected.

Follow these steps before initiating the first data transfer with I2C:

- After taking the I2C peripheral out of reset by setting the IRS bit to 1, wait a period larger than the total time taken for the longest data transfer in the application. By waiting for a period of time after I2C comes out of reset, make sure that at least one START or STOP condition has occurred on the I2C bus and has been captured by the BB bit. After this period, the BB bit correctly reflects the state of the I2C bus.
- Check the BB bit and verify that BB = 0 (bus not busy) before proceeding.
- Begin data transfers.

Not resetting the I2C peripheral in between transfers makes sure that the BB bit reflects the actual bus status. If users must reset the I2C peripheral in between transfers, repeat steps 1 through 3 every time the I2C peripheral is taken out of reset.

19.3.6 Non-repeat Mode versus Repeat Mode

Non-repeat mode:

- When I2CMDR.RM = 0, I2C module is configured in non-repeat mode.
- I2CCNT register determines the number of bytes to be transmitted or received.
- If STP = 0 in I2CMDR, the ARDY bit is set when the internal data counter counts down to 0.
- If STP = 1, ARDY bit does not get set and I2C module generates a STOP condition when the internal data counter counts down to 0.

Note

In non-repeat mode (RM = 0), if I2CCNT is set to 0, I2C state machine expects to transmit or receive 65536 bytes and not 0 bytes.

Repeat mode:

- When I2CMDR.RM = 1, I2C module is configured in repeat mode.
- I2CCNT register contents do not determine the number of bytes to be transmitted or received.
- Number of bytes to be transmitted or received can be controlled by software.
- ARDY bit gets set at end of transmission and reception of each byte.

Note

Once you start I2C transaction in non-repeat mode or repeat mode, you cannot switch into another mode until the I2C transaction is completed with a STOP condition.

19.3.7 Serial Data Formats

[Figure 19-9](#) shows an example of a data transfer on the I2C bus. The I2C module supports 1 to 8-bit data values. In [Figure 19-9](#), 8-bit data is transferred. Each bit put on the SDA line equates to 1 pulse on the SCL line, and the values are always transferred with the most significant bit (MSB) first. The number of data values that can be transmitted or received is unrestricted. The serial data format used in [Figure 19-9](#) is the 7-bit addressing format. The I2C module supports the formats shown in [Figure 19-10](#) through [Figure 19-12](#) and described in the paragraphs that follow the figures.

Note

In [Figure 19-9](#) through [Figure 19-12](#), n = the number of data bits (from 1 to 8) specified by the bit count (BC) field of I2CMDR.




Figure 19-9. I2C Module Data Transfer (7-Bit Addressing with 8-bit Data Configuration Shown)

19.3.7.1 7-Bit Addressing Format

The 7-bit addressing format is the default format after reset. Disabling expanded address (I2CMDR.XA = 0) and free data format (I2CMDR.FDF = 0) enables 7-bit addressing format.

In this format (see [Figure 19-10](#)), the first byte after a START condition (S) consists of a 7-bit slave address followed by a R/W bit. R/W determines the direction of the data:

- R/W = 0: The I2C master writes (transmits) data to the addressed slave. This can be achieved by setting I2CMDR.TRX = 1 (Transmitter mode)
- R/W = 1: The I2C master reads (receives) data from the slave. This can be achieved by setting I2CMDR.TRX = 0 (Receiver mode)

An extra clock cycle dedicated for acknowledgment (ACK) is inserted after each byte. If the ACK bit is inserted by the slave after the first byte from the master, it is followed by n bits of data from the transmitter (master or slave, depending on the R/W bit). n is a number from 1 to 8 determined by the bit count (BC) field of I2CMDR. After the data bits have been transferred, the receiver inserts an ACK bit.




Figure 19-10. I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMDR)

19.3.7.2 10-Bit Addressing Format

The 10-bit addressing format can be enabled by setting expanded address (I2CMDR.XA = 1) and disabling free data format (I2CMDR.FDF = 0).

The 10-bit addressing format (see [Figure 19-11](#)) is similar to the 7-bit addressing format, but the master sends the slave address in two separate byte transfers. The first byte consists of 11110b, the two MSBs of the 10-bit slave address, and R/W. The second byte is the remaining 8 bits of the 10-bit slave address. The slave must send acknowledgment after each of the two byte transfers. Once the master has written the second byte to the slave, the master can either write data or use a repeated START condition to change the data direction. For more details about using 10-bit addressing, see the NXP Semiconductors I2C bus specification.




Figure 19-11. I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMDR)

19.3.7.3 Free Data Format

The free data format can be enabled by setting I2CMDR.FDF = 1.

In this format (see Figure 19-12), the first byte after a START condition (S) is a data byte. An ACK bit is inserted after each data byte, which can be from 1 to 8 bits, depending on the BC field of I2CMDR. No address or data-direction bit is sent. Therefore, the transmitter and the receiver must both support the free data format, and the direction of the data must be constant throughout the transfer.




Figure 19-12. I2C Module Free Data Format (FDF = 1 in I2CMDR)

Note

The free data format is not supported in the digital loopback mode (I2CMDR.DLB = 1).

Table 19-4. How the MST and FDF Bits of I2CMDR Affect the Role of the TRX Bit of I2CMDR

| MST | FDF | I2C Module State | Function of TRX |
|-----|-----|--|---|
| 0 | 0 | In slave mode but not free data format mode | TRX is a don't care. Depending on the command from the master, the I2C module responds as a receiver or a transmitter. |
| 0 | 1 | In slave mode and free data format mode | The free data format mode requires that the I2C module remains the transmitter or the receiver throughout the transfer. TRX identifies the role of the I2C module: TRX = 1: The I2C module is a transmitter. TRX = 0: The I2C module is a receiver. |
| 1 | 0 | In master mode but not free data format mode | TRX = 1: The I2C module is a transmitter. TRX = 0: The I2C module is a receiver. |
| 1 | 1 | In master mode and free data format mode | TRX = 0: The I2C module is a receiver. TRX = 1: The I2C module is a transmitter. |

19.3.7.4 Using a Repeated START Condition

I²C master can communicate with multiple slave addresses without having to give up control of the I²C bus by driving a STOP condition. This can be achieved by driving another START condition at the end of each data type. The repeated START condition can be used with the 7-bit addressing and 10-bit addressing. Figure 19-13 shows a repeated START condition in the 7-bit addressing format.




Figure 19-13. Repeated START Condition (in This Case, 7-Bit Addressing Format)

Note

In Figure 19-13, n = the number of data bits (from 1 to 8) specified by the bit count (BC) field of I2CMDR.

19.3.8 Clock Synchronization

Under normal conditions, only one master device generates the clock signal, SCL. During the arbitration procedure, however, there are two or more masters and the clock must be synchronized so that the data output can be compared. [Figure 19-14](#) illustrates the clock synchronization. The wired-AND property of SCL means that a device that first generates a low period on SCL overrules the other devices. At this high-to-low transition, the clock generators of the other devices are forced to start a low period. The SCL is held low by the device with the longest low period. The other devices that finish the low periods must wait for SCL to be released, before starting the high periods. A synchronized signal on SCL is obtained, where the slowest device determines the length of the low period and the fastest device determines the length of the high period.

If a device pulls down the clock line for a longer time, the result is that all clock generators must enter the wait state. In this way, a slave slows down a fast master and the slow device creates enough time to store a received byte or to prepare a byte to be transmitted.




Figure 19-14. Synchronization of Two I2C Clock Generators During Arbitration

19.3.9 Arbitration

If two or more master-transmitters attempt to start a transmission on the same bus at approximately the same time, an arbitration procedure is invoked. The arbitration procedure uses the data presented on the serial data bus (SDA) by the competing transmitters. Figure 19-15 illustrates the arbitration procedure between two devices. The first master-transmitter that releases the SDA line high is overruled by another master-transmitter that drives the SDA low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. If two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

If the I2C module is the losing master, the I2c module switches to the slave-receiver mode, sets the arbitration lost (ARBL) flag, and generates the arbitration-lost interrupt request.

If during a serial transfer the arbitration procedure is still in progress when a repeated START condition or a STOP condition is transmitted to SDA, the master-transmitters involved must send the repeated START condition or the STOP condition at the same position in the format frame. Arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition




Figure 19-15. Arbitration Procedure Between Two Master-Transmitters

19.3.10 Digital Loopback Mode

The I2C module support a self-test mode called digital loopback, which is enabled by setting the DLB bit in the I2CMDR register. In this mode, data transmitted out of the I2CDXR register is received in the I2CDRR register. The data follows an internal path, and takes n cycles to reach I2CDRR, where:

$$n = 8 * (\text{SYSCLK}) / (\text{I2C module clock (Fmod)})$$

The transmit clock and the receive clock are the same. The address seen on the external SDA pin is the address in the I2COAR register. [Figure 19-16](#) shows the signal routing in digital loopback mode.




Figure 19-16. Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit

Note

The free data format (I2CMDR.FDF = 1) is not supported in digital loopback mode.

19.3.11 NACK Bit Generation

When the I2C module is a receiver (master or slave), the I2C module can acknowledge or ignore bits sent by the transmitter. To ignore any new bits, the I2C module must send a no-acknowledge (NACK) bit during the acknowledge cycle on the bus. [Table 19-5](#) summarizes the various ways you can allow the I2C module to send a NACK bit.

Note

When a NACK is sent, the following occurs:

1. The STP in I2CMDR is cleared
 2. SCL is held low
 3. The NACK in I2CSTR is set
-

Table 19-5. Ways to Generate a NACK Bit

| I2C Module Condition | NACK Bit Generation Options |
|--|--|
| Slave-receiver modes | Allow an overrun condition (RSFULL = 1 in I2CSTR) Reset the module (IRS = 0 in I2CMDR) Set the NACKMOD bit of I2CMDR before the rising edge of the last data bit you intend to receive |
| Master-receiver mode AND Repeat mode (RM = 1 in I2CMDR) | Generate a STOP condition (STP = 1 in I2CMDR) Reset the module (IRS = 0 in I2CMDR) Set the NACKMOD bit of I2CMDR before the rising edge of the last data bit you intend to receive |
| Master-receiver mode AND Nonrepeat mode (RM = 0 in I2CMDR) | If STP = 1 in I2CMDR, allow the internal data counter to count down to 0 and thus force a STOP condition If STP = 0, make STP = 1 to generate a STOP condition Reset the module (IRS = 0 in I2CMDR) Set STP = 1 to generate a STOP condition Set the NACKMOD bit of I2CMDR before the rising edge of the last data bit you intend to receive |

19.4 Interrupt Requests Generated by the I2C Module

Each I2C module can generate two CPU interrupts.

1. Basic I2C interrupt: Possible basic I2C interrupt sources that can trigger this interrupt are described in [Section 19.4.1](#).
2. I2C FIFO interrupt: Possible I2C FIFO interrupt sources that can trigger this interrupt are described in [Section 19.4.2](#)

19.4.1 Basic I2C Interrupt Requests

The I2C module generates the interrupt requests described in [Table 19-6](#). As shown in [Figure 19-17](#), all requests are multiplexed through an arbiter to a single I2C interrupt request to the CPU. Each interrupt request has a flag bit in the status register (I2CSTR) and an enable bit in the interrupt enable register (I2CIER). When one of the specified events occurs, the flag bit is set. If the corresponding enable bit is 0, the interrupt request is blocked. If the enable bit is 1, the request is forwarded to the CPU as an I2C interrupt.

The I2C interrupt is one of the maskable interrupts of the CPU. As with any maskable interrupt request, if the request is properly enabled in the CPU, the CPU executes the corresponding interrupt service routine (I2CINT1A_ISR). The I2CINT1A_ISR for the I2C interrupt can determine the interrupt source by reading the interrupt source register, I2CISRC. Then the I2CINT1A_ISR can branch to the appropriate subroutine.

After the CPU reads I2CISRC, the following events occur:

1. The flag for the source interrupt is cleared in I2CSTR. Exception: The ARDY, RRDY, and XRDY bits in I2CSTR are not cleared when I2CISRC is read. To clear one of these bits, write a 1 to the bit.
2. The arbiter determines which of the remaining interrupt requests has the highest priority, writes the code for that interrupt to I2CISRC, and forwards the interrupt request to the CPU.

Table 19-6. Descriptions of the Basic I2C Interrupt Requests

| I2C Interrupt Request | Interrupt Source |
|-----------------------|---|
| XRDYINT | <p>Transmit ready condition: The data transmit register (I2CDXR) is ready to accept new data because the previous data has been copied from I2CDXR to the transmit shift register (I2CXSR).</p> <p>As an alternative to using XRDYINT, the CPU can poll the XRDY bit of the status register, I2CSTR. XRDYINT must not be used when in FIFO mode. Use the FIFO interrupts instead.</p> |
| RRDYINT | <p>Receive ready condition: The data receive register (I2CDRR) is ready to be read because data has been copied from the receive shift register (I2CRSR) to I2CDRR.</p> <p>As an alternative to using RRDYINT, the CPU can poll the RRDY bit of I2CSTR. RRDYINT must not be used when in FIFO mode. Use the FIFO interrupts instead.</p> |
| ARDYINT | <p>Register-access ready condition: The I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used.</p> <p>The specific events that generate ARDYINT are the same events that set the ARDY bit of I2CSTR.</p> <p>As an alternative to using ARDYINT, the CPU can poll the ARDY bit.</p> |
| NACKINT | <p>No-acknowledgment condition: The I2C module is configured as a master-transmitter and did not receive acknowledgment from the slave-receiver.</p> <p>As an alternative to using NACKINT, the CPU can poll the NACK bit of I2CSTR.</p> |
| ARBLINT | <p>Arbitration-lost condition: The I2C module has lost an arbitration contest with another master-transmitter.</p> <p>As an alternative to using ARBLINT, the CPU can poll the ARBL bit of I2CSTR.</p> |
| SCDINT | <p>Stop condition detected: A STOP condition was detected on the I2C bus.</p> <p>As an alternative to using SCDINT, the CPU can poll the SCD bit of the status register, I2CSTR.</p> |
| AASINT | <p>Addressed as slave condition: The I2C has been addressed as a slave device by another master on the I2C bus.</p> <p>As an alternative to using AASINT, the CPU can poll the AAS bit of the status register, I2CSTR.</p> |




Figure 19-17. Enable Paths of the I2C Interrupt Requests

The priorities of the basic I2C interrupt requests are listed in order of highest priority to lowest priority:

1. ARBLINT
2. NACKINT
3. ARDYINT
4. RRDYINT
5. XRDYINT
6. SCDINT
7. AASINT

The normal transmit interrupt timing makes it possible for stale data to remain in the transmit buffer if a transaction is aborted in the middle of a byte. To avoid this, set the FCM bit in the I2CEMDR register. When this bit is set, the transmit data ready interrupt is generated only when data is required for a bus transaction. In master mode, the interrupt is first generated when the ACK of the address byte is received. In slave mode, the interrupt is first generated when the address is matched. Further interrupts are generated when the data is ACKed. In this mode, XRDY is asserted at the same time as the transmit ready interrupt.

The I2C module has a backwards compatibility bit (BC) in the I2CEMDR register. The timing diagram in [Figure 19-18](#) demonstrates the effect the backwards compatibility bit has on I2C module registers and interrupts when configured as a slave-transmitter.

Slave Transmitter




Figure 19-18. Backwards Compatibility Mode and Forward Compatibility Bit, Slave Transmitter

19.4.2 I²C FIFO Interrupts

In addition to the seven basic I²C interrupts, the transmit and receive FIFOs each contain the ability to generate an interrupt (I2CINT2A). The transmit FIFO can be configured to generate an interrupt after transmitting a defined number of bytes, up to 16. The receive FIFO can be configured to generate an interrupt after receiving a defined number of bytes, up to 16. These two interrupt sources are ORed together into a single maskable CPU interrupt. Figure 19-19 shows the structure of I²C FIFO interrupt. The interrupt service routine can then read the FIFO interrupt status flags to determine from which source the interrupt came. See the I²C transmit FIFO register (I2CFFTX) and the I²C receive FIFO register (I2CFFRX) descriptions.




Figure 19-19. I²C FIFO Interrupt

19.5 Resetting or Disabling the I²C Module

You can reset or disable the I²C module in two ways:

- Write 0 to the I²C reset bit (IRS) in the I²C mode register (I2CMDR). All status bits (in I2CSTR) are forced to the default values, and the I²C module remains disabled until IRS is changed to 1. The SDA and SCL pins are in the high-impedance state.
- Initiate a device reset by driving the XRS pin low. The entire device is reset and is held in the reset state until you drive the pin high. When the XRS pin is released, all I²C module registers are reset to the default values. The IRS bit is forced to 0, which resets the I²C module. The I²C module stays in the reset state until you write 1 to IRS.

The IRS must be 0 while you configure or reconfigure the I²C module. Forcing IRS to 0 can be used to save power and to clear error conditions.

19.6 Software

19.6.1 I2C Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/i2c

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

19.6.1.1 C28x-I2C Library source file for FIFO interrupts

FILE: i2cLib_FIFO_controller_interrupt.c

19.6.1.2 C28x-I2C Library source file for FIFO using polling

FILE: i2cLib_FIFO_polling.c

19.6.1.3 C28x-I2C Library source file for FIFO interrupts

FILE: i2cLib_FIFO_controller_target_interrupt.c

19.6.1.4 I2C Digital Loopback with FIFO Interrupts

FILE: i2c_ex1_loopback.c

This program uses the internal loopback test mode of the I2C module. Both the TX and RX I2C FIFOs and their interrupts are used. The pinmux and I2C initialization is done through the sysconfig file.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

0000 0001

0001 0002

0002 0003

....

00FE 00FF

00FF 0000

etc..

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

Watch Variables

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

19.6.1.5 I2C EEPROM

FILE: i2c_ex2_eeprom.c

This program will write 1-14 words to EEPROM and read them back. The data written and the EEPROM address written to are contained in the message structure, i2cMsgOut. The data read back will be contained in the message structure i2cMsgIn.

External Connections

- Connect external I2C EEPROM at address 0x50
- Connect DEVICE_GPIO_PIN_SDAA on to external EEPROM SDA (serial data) pin
- Connect DEVICE_GPIO_PIN_SCL on to external EEPROM SCL (serial clock) pin

Watch Variables

- *i2cMsgOut* - Message containing data to write to EEPROM

- *i2cMsgIn* - Message containing data read from EEPROM

19.6.1.6 I2C Digital External Loopback with FIFO Interrupts

FILE: i2c_ex3_external_loopback.c

This program uses the I2CA and I2CB modules for achieving external loopback. The I2CA TX FIFO and the I2CB RX FIFO are used along with their interrupts.

A stream of data is sent on I2CA and then compared to the received stream on I2CB. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
```

```
.....
00FE 00FF
00FF 0000
etc..
```

This pattern is repeated forever.

External Connections

- Connect SCLA(DEVICE_GPIO_PIN_SCLA) to SCLB (DEVICE_GPIO_PIN_SCLB)
- and SDAA(DEVICE_GPIO_PIN_SDAA) to SDAB (DEVICE_GPIO_PIN_SDAB)
- Connect DEVICE_GPIO_PIN_LED1 to an LED used to depict data transfers.

Watch Variables

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

19.6.1.7 I2C EEPROM

FILE: i2c_ex4_eeprom_polling.c

This program will shows how to perform different EEPROM write and read commands using I2C polling method EEPROM used for this example is AT24C256

External Connections

- Connect external I2C EEPROM at address 0x50 Signal | I2CA | EEPROM
- SCL | DEVICE_GPIO_PIN_SCLA | SCL SDA | DEVICE_GPIO_PIN_SDAA | SDA

Make sure to connect GND pins if EEPROM and C2000 device are in different board.

19.6.1.8 I2C controller target communication using FIFO interrupts

FILE: i2c_ex5_controller_target_interrupt.c

This program shows how to use I2CA and I2CB modules in both controller and target configuration This example uses I2C FIFO interrupts and doesn't using polling

Example1: I2CA as controller Transmitter and I2CB working target Receiver Example2: I2CA as controller Receiver and I2CB working target Transmitter Example3: I2CB as controller Transmitter and I2CA working target Receiver Example4: I2CB as controller Receiver and I2CA working target Transmitter

\b External \b Connections on launchpad should be made as shown below \n Signal | I2CA | I2CB

```
SCL | DEVICE_GPIO_PIN_SCLA | DEVICE_GPIO_PIN_SCLB
SDA | DEVICE_GPIO_PIN_SDAA | DEVICE_GPIO_PIN_SDAB
```

Watch Variables in memory window

- *I2CA_TXdata*

- *I2CA_RXdata*
- *I2CB_TXdata*
- *I2CB_RXdata* stream for error checking

19.6.1.9 I2C EEPROM

FILE: i2c_ex6_eeprom_interrupt.c

This program will shows how to perform different EEPROM write and read commands using I2C interrupts
 EEPROM used for this example is AT24C256

External Connections

- Connect external I2C EEPROM at address 0x50 Signal | I2CA | EEPROM

SCL | DEVICE_GPIO_PIN_SCLA | SCL SDA | DEVICE_GPIO_PIN_SDAA | SDA

Make sure to connect GND pins if EEPROM and C2000 device are in different board.

//Example 1: EEPROM Byte Write //Example 2: EEPROM Byte Read //Example 3: EEPROM word (16-bit)
 write //Example 4: EEPROM word (16-bit) read //Example 5: EEPROM Page write //Example 6: EEPROM word
 Paged read

Watch Variables

- *TX_MsgBuffer* - Message buffer which stores the data to be transmitted
- *RX_MsgBuffer* - Message buffer which stores the data to be received

19.7 I2C Registers

This section describes the C28x I2C Module Registers.

19.7.1 I2C Base Address Table

Table 19-7. I2C Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| I2caRegs | I2C_REGS | I2CA_BASE | 0x0000_7300 | YES |
| I2cbRegs | I2C_REGS | I2CB_BASE | 0x0000_7340 | YES |

19.7.2 I2C_REGS Registers

Table 19-8 lists the memory-mapped registers for the I2C_REGS registers. All register offset addresses not listed in Table 19-8 should be considered as reserved locations and the register contents should not be modified.

Table 19-8. I2C_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|---------|-----------------------------|------------------|---------|
| 0h | I2COAR | I2C Own address | Go | |
| 1h | I2CIER | I2C Interrupt Enable | Go | |
| 2h | I2CSTR | I2C Status | Go | |
| 3h | I2CCLKL | I2C Clock low-time divider | Go | |
| 4h | I2CCLKH | I2C Clock high-time divider | Go | |
| 5h | I2CCNT | I2C Data count | Go | |
| 6h | I2CDRR | I2C Data receive | Go | |
| 7h | I2CSAR | I2C Slave address | Go | |
| 8h | I2CDXR | I2C Data Transmit | Go | |
| 9h | I2CMDR | I2C Mode | Go | |
| Ah | I2CISRC | I2C Interrupt Source | Go | |
| Bh | I2CEMDR | I2C Extended Mode | Go | |
| Ch | I2CPSC | I2C Prescaler | Go | |
| 20h | I2CFFTX | I2C FIFO Transmit | Go | |
| 21h | I2CFFRX | I2C FIFO Receive | Go | |

Complex bit access types are encoded to fit into small table cells. Table 19-9 shows the codes that are used for access types in this section.

Table 19-9. I2C_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

19.7.2.1 I2COAR Register (Offset = 0h) [Reset = 0000h]

I2COAR is shown in [Figure 19-20](#) and described in [Table 19-10](#).

Return to the [Summary Table](#).

The I2C own address register (I2COAR) is a 16-bit register. The I2C module uses this register to specify its own slave address, which distinguishes it from other slaves connected to the I2C-bus. If the 7-bit addressing mode is selected (XA = 0 in I2CMDR), only bits 6-0 are used write 0s to bits 9-7.

Figure 19-20. I2COAR Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | OAR | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OAR | | | | | | R/W-0h | |
| | | | | | | | |

Table 19-10. I2COAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-0 | OAR | R/W | 0h | In 7-bit addressing mode (XA = 0 in I2CMDR): 00h-7Fh Bits 6-0 provide the 7-bit slave address of the I2C module. Write 0s to bits 9-7. In 10-bit addressing mode (XA = 1 in I2CMDR): 000h-3FFh Bits 9-0 provide the 10-bit slave address of the I2C module. Reset type: SYSRSn |

19.7.2.2 I2CIER Register (Offset = 1h) [Reset = 0000h]

I2CIER is shown in [Figure 19-21](#) and described in [Table 19-11](#).

Return to the [Summary Table](#).

I2CIER is used by the CPU to individually enable or disable I2C interrupt requests.

Figure 19-21. I2CIER Register

| | | | | | | | |
|----------|--------|--------|--------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | AAS | SCD | XRDY | RRDY | ARDY | NACK | ARBL |
| R-0h | R/W-0h |

Table 19-11. I2CIER Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-7 | RESERVED | R | 0h | Reserved |
| 6 | AAS | R/W | 0h | Addressed as slave interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |
| 5 | SCD | R/W | 0h | Stop condition detected interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |
| 4 | XRDY | R/W | 0h | Transmit-data-ready interrupt enable bit. This bit should not be set when using FIFO mode. Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |
| 3 | RRDY | R/W | 0h | Receive-data-ready interrupt enable bit. This bit should not be set when using FIFO mode. Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |
| 2 | ARDY | R/W | 0h | Register-access-ready interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |
| 1 | NACK | R/W | 0h | No-acknowledgment interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |
| 0 | ARBL | R/W | 0h | Arbitration-lost interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled |

19.7.2.3 I2CSTR Register (Offset = 2h) [Reset = 0410h]

I2CSTR is shown in [Figure 19-22](#) and described in [Table 19-12](#).

Return to the [Summary Table](#).

The I2C status register (I2CSTR) is a 16-bit register used to determine which interrupt has occurred and to read status information.

Figure 19-22. I2CSTR Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|------|----------|----------|----------|----------|
| RESERVED | SDIR | NACKSNT | BB | RSFULL | XSMT | AAS | AD0 |
| R-0h | R/W1C-0h | R/W1C-0h | R-0h | R-0h | R-1h | R-0h | R-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | BYTESENT | SCD | XRDY | RRDY | ARDY | NACK | ARBL |
| R-0h | R/W1C-0h | R/W1C-0h | R-1h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |

Table 19-12. I2CSTR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|--|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | SDIR | R/W1C | 0h | Slave direction bit Reset type: SYSRSn 0h (R/W) = I2C is not addressed as a slave transmitter. SDIR is cleared by one of the following events: - It is manually cleared. To clear this bit, write a 1 to it. - Digital loopback mode is enabled. - A START or STOP condition occurs on the I2C bus. 1h (R/W) = I2C is addressed as a slave transmitter. |
| 13 | NACKSNT | R/W1C | 0h | NACK sent bit. This bit is used when the I2C module is in the receiver mode. One instance in which NACKSNT is affected is when the NACK mode is used (see the description for NACKMOD in Reset type: SYSRSn 0h (R/W) = NACK not sent. NACKSNT bit is cleared by any one of the following events: - It is manually cleared. To clear this bit, write a 1 to it. - The I2C module is reset (either when 0 is written to the IRS bit of I2CMDR or when the whole device is reset). 1h (R/W) = NACK sent: A no-acknowledge bit was sent during the acknowledge cycle on the I2C-bus. |
| 12 | BB | R | 0h | Bus busy bit. BB indicates whether the I2C-bus is busy or is free for another data transfer. See the paragraph following the table for more information Reset type: SYSRSn 0h (R/W) = Bus free. BB is cleared by any one of the following events: - The I2C module receives or transmits a STOP bit (bus free). - The I2C module is reset. 1h (R/W) = Bus busy: The I2C module has received or transmitted a START bit on the bus. |

Table 19-12. I2CSTR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|--|
| 11 | RSFULL | R | 0h | <p>Receive shift register full bit. RSVFULL indicates an overrun condition during reception. Overrun occurs when new data is received into the shift register (I2CRSR) and the old data has not been read from the receive register (I2CDRR). As new bits arrive from the SDA pin, they overwrite the bits in I2CRSR. The new data will not be copied to ICDRR until the previous data is read.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No overrun detected. RSVFULL is cleared by any one of the following events:</p> <ul style="list-style-type: none"> - I2CDRR is read by the CPU. Emulator reads of the I2CDRR do not affect this bit. - The I2C module is reset. <p>1h (R/W) = Overrun detected</p> |
| 10 | XSMT | R | 1h | <p>Transmit shift register empty bit. XSMT = 0 indicates that the transmitter has experienced underflow. Underflow occurs when the transmit shift register (I2CXSR) is empty but the data transmit register (I2CDXR) has not been loaded since the last I2CDXR-to-I2CXSR transfer. The next I2CDXR-to-I2CXSR transfer will not occur until new data is in I2CDXR. If new data is not transferred in time, the previous data may be re-transmitted on the SDA pin.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Underflow detected (empty)</p> <p>1h (R/W) = No underflow detected (not empty). XSMT is set by one of the following events:</p> <ul style="list-style-type: none"> - Data is written to I2CDXR. - The I2C module is reset |
| 9 | AAS | R | 0h | <p>Addressed-as-slave bit Reset type: SYSRSn</p> <p>0h (R/W) = In the 7-bit addressing mode, the AAS bit is cleared when receiving a NACK, a STOP condition, or a repeated START condition. In the 10-bit addressing mode, the AAS bit is cleared when receiving a NACK, a STOP condition, or by a slave address different from the I2C peripheral's own slave address.</p> <p>1h (R/W) = The I2C module has recognized its own slave address or an address of all zeros (general call).</p> |
| 8 | AD0 | R | 0h | <p>Address 0 bits Reset type: SYSRSn</p> <p>0h (R/W) = AD0 has been cleared by a START or STOP condition.</p> <p>1h (R/W) = An address of all zeros (general call) is detected.</p> |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | BYTESENT | R/W1C | 0h | <p>Byte Transmit over indication. BYTESENT is set when the master/slave has successfully sent the byte on SCL/SDA lines. This is diagnostic register which needs to be explicitly cleared by Software. In case not cleared the stale status would keep reflecting as no automated clear incorporated to avoid corner conditions.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The I2C module has not finished transmitting the next data byte. BYTESENT is cleared by any one of the following events:</p> <ul style="list-style-type: none"> - It is manually cleared. To clear this bit, write a 1 to it. - The I2C module is reset. <p>1h (R/W) = The I2C module has completed the transmission of a byte.</p> |

Table 19-12. I2CSTR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|-------|-------|---|
| 5 | SCD | R/W1C | 0h | <p>Stop condition detected bit. SCD is set when the I2C sends or receives a STOP condition. The I2C module delays clearing of the I2CMDR[STP] bit until the SCD bit is set.</p> <p>Reset type: SYRSRs 0h (R/W) = STOP condition not detected since SCD was last cleared. SCD is cleared by any one of the following events: - I2CISRC is read by the CPU when it contains the value 110b (stop condition detected). Emulator reads of the I2CISRC do not affect this bit. - SCD is manually cleared. To clear this bit, write a 1 to it. - The I2C module is reset. 1h (R/W) = A STOP condition has been detected on the I2C bus.</p> |
| 4 | XRDY | R | 1h | <p>Transmit-data-ready interrupt flag bit. When not in FIFO mode, XRDY indicates that the data transmit register (I2CDXR) is ready to accept new data. FCM=0 : When the previous data has been copied from I2CDXR to the transmit shift register (I2CXS). The CPU can poll XRDY or use the XRDY interrupt request When in FIFO mode, use TXFFINT instead. FCM=1: XRDY is asserted only when next data is required it gets deasserted with write to I2CDXR. Both Polling and interrupt based data transfers are allowed in the FCM mode.</p> <p>Reset type: SYRSRs 0h (R/W) = I2CDXR not ready. XRDY is cleared when data is written to I2CDXR. 1h (R/W) = I2CDXR ready: Data has been copied from I2CDXR to I2CXS. XRDY is also forced to 1 when the I2C module is reset.</p> |
| 3 | RRDY | R/W1C | 0h | <p>Receive-data-ready interrupt flag bit. When not in FIFO mode, RRDY indicates that the data receive register (I2CDRR) is ready to be read because data has been copied from the receive shift register (I2CRSR) to I2CDRR. The CPU can poll RRDY or use the RRDY interrupt request When in FIFO mode, use RXFFINT instead.</p> <p>Reset type: SYRSRs 0h (R/W) = I2CDRR not ready. RRDY is cleared by any one of the following events: - I2CDRR is read by the CPU. Emulator reads of the I2CDRR do not affect this bit. - RRDY is manually cleared. To clear this bit, write a 1 to it. - The I2C module is reset. 1h (R/W) = I2CDRR ready: Data has been copied from I2CRSR to I2CDRR.</p> |
| 2 | ARDY | R/W1C | 0h | <p>Register-access-ready interrupt flag bit (only Applicable when the I2C module is in the master mode). ARDY indicates that the I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used. The CPU can poll ARDY or use the ARDY interrupt request</p> <p>Reset type: SYRSRs 0h (R/W) = The registers are not ready to be accessed. ARDY is cleared by any one of the following events: - The I2C module starts using the current register contents. - ARDY is manually cleared. To clear this bit, write a 1 to it. - The I2C module is reset. 1h (R/W) = The registers are ready to be accessed. In the nonrepeat mode (RM = 0 in I2CMDR): If STP = 0 in I2CMDR, the ARDY bit is set when the internal data counter counts down to 0. If STP = 1, ARDY is not affected (instead, the I2C module generates a STOP condition when the counter reaches 0). In the repeat mode (RM = 1): ARDY is set at the end of each byte transmitted from I2CDXR.</p> |

Table 19-12. I2CSTR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|-------|-------|--|
| 1 | NACK | R/W1C | 0h | <p>No-acknowledgment interrupt flag bit. NACK applies when the I2C module is a master transmitter. NACK indicates whether the I2C module has detected an acknowledge bit (ACK) or a noacknowledge bit (NACK) from the slave receiver. The CPU can poll NACK or use the NACK interrupt request.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = ACK received/NACK not received. This bit is cleared by any one of the following events:</p> <ul style="list-style-type: none"> - An acknowledge bit (ACK) has been sent by the slave receiver. - NACK is manually cleared. To clear this bit, write a 1 to it. - The CPU reads the interrupt source register (I2CISRC) and the register contains the code for a NACK interrupt. Emulator reads of the I2CISRC do not affect this bit. - The I2C module is reset. <p>1h (R/W) = NACK bit received. The hardware detects that a no-acknowledge (NACK) bit has been received.</p> <p>Note: While the I2C module performs a general call transfer, NACK is 1, even if one or more slaves send acknowledgment.</p> |
| 0 | ARBL | R/W1C | 0h | <p>Arbitration-lost interrupt flag bit (only applicable when the I2C module is a master-transmitter). ARBL primarily indicates when the I2C module has lost an arbitration contest with another master/transmitter. The CPU can poll ARBL or use the ARBL interrupt request.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Arbitration not lost. AL is cleared by any one of the following events:</p> <ul style="list-style-type: none"> - AL is manually cleared. To clear this bit, write a 1 to it. - The CPU reads the interrupt source register (I2CISRC) and the register contains the code for an AL interrupt. Emulator reads of the I2CISRC do not affect this bit. - The I2C module is reset. <p>1h (R/W) = Arbitration lost. AL is set by any one of the following events:</p> <ul style="list-style-type: none"> - The I2C module senses that it has lost an arbitration with two or more competing transmitters that started a transmission almost simultaneously. - The I2C module attempts to start a transfer while the BB (bus busy) bit is set to 1. <p>When AL becomes 1, the MST and STP bits of I2CMDR are cleared, and the I2C module becomes a slave-receiver.</p> |

19.7.2.4 I2CCLKL Register (Offset = 3h) [Reset = 0000h]

I2CCLKL is shown in [Figure 19-23](#) and described in [Table 19-13](#).

Return to the [Summary Table](#).

I2C Clock low-time divider

Figure 19-23. I2CCLKL Register

| | | | | | | | |
|---------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| I2CCLKL | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2CCLKL | | | | | | | |
| R/W-0h | | | | | | | |

Table 19-13. I2CCLKL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|--|
| 15-0 | I2CCLKL | R/W | 0h | Clock low-time divide-down value. To produce the low time duration of the master clock, the period of the module clock is multiplied by (ICCL + d). d is an adjustment factor based on the prescaler. See the Clock Divider Registers section of the Introduction for details. Note: These bits must be set to a non-zero value for proper I2C clock generation. Reset type: SYSRSn |

19.7.2.5 I2CCLKH Register (Offset = 4h) [Reset = 0000h]

I2CCLKH is shown in [Figure 19-24](#) and described in [Table 19-14](#).

Return to the [Summary Table](#).

I2C Clock high-time divider

Figure 19-24. I2CCLKH Register

| | | | | | | | |
|---------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| I2CCLKH | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2CCLKH | | | | | | | |
| R/W-0h | | | | | | | |

Table 19-14. I2CCLKH Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------|------|-------|---|
| 15-0 | I2CCLKH | R/W | 0h | <p>Clock high-time divide-down value.</p> <p>To produce the high time duration of the master clock, the period of the module clock is multiplied by (ICCL + d). d is an adjustment factor based on the prescaler. See the Clock Divider Registers section of the Introduction for details.</p> <p>Note: These bits must be set to a non-zero value for proper I2C clock generation.</p> <p>Reset type: SYSRSn</p> |

19.7.2.6 I2CCNT Register (Offset = 5h) [Reset = 0000h]

I2CCNT is shown in [Figure 19-25](#) and described in [Table 19-15](#).

Return to the [Summary Table](#).

I2CCNT is a 16-bit register used to indicate how many data bytes to transfer when the I2C module is configured as a transmitter, or to receive when configured as a master receiver. In the repeat mode (RM = 1), I2CCNT is not used.

The value written to I2CCNT is copied to an internal data counter. The internal data counter is decremented by 1 for each byte transferred (I2CCNT remains unchanged). If a STOP condition is requested in the master mode (STP = 1 in I2CMDR), the I2C module terminates the transfer with a STOP condition when the countdown is complete (that is, when the last byte has been transferred).

Figure 19-25. I2CCNT Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| I2CCNT | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2CCNT | | | | | | | |
| R/W-0h | | | | | | | |

Table 19-15. I2CCNT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|--|
| 15-0 | I2CCNT | R/W | 0h | <p>Data count value. I2CCNT indicates the number of data bytes to transfer or receive.</p> <p>If a STOP condition is specified (STP=1) then I2CCNT will decrease after each byte is sent until it reaches zero, which in turn will generate a STOP condition.</p> <p>The value in I2CCNT is a don't care when the RM bit in I2CMDR is set to 1.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = data count value is 65536 1h (R/W) = data count value is 1 2h (R/W) = data count value is 2 FFFFh (R/W) = data count value is 65535</p> |

19.7.2.7 I2CDRR Register (Offset = 6h) [Reset = 0000h]

I2CDRR is shown in [Figure 19-26](#) and described in [Table 19-16](#).

Return to the [Summary Table](#).

I2CDRR is a 16-bit register used by the CPU to read received data. The I2C module can receive a data byte with 1 to 8 bits. The number of bits is selected with the bit count (BC) bits in I2CMDR. One bit at a time is shifted in from the SDA pin to the receive shift register (I2CRSR). When a complete data byte has been received, the I2C module copies the data byte from I2CRSR to I2CDRR. The CPU cannot access I2CRSR directly.

If a data byte with fewer than 8 bits is in I2CDRR, the data value is right-justified, and the other bits of I2CDRR(7-0) are undefined. For example, if BC = 011 (3-bit data size), the receive data is in I2CDRR(2-0), and the content of I2CDRR(7-3) is undefined.

When in the receive FIFO mode, the I2CDRR register acts as the receive FIFO buffer.

Figure 19-26. I2CDRR Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DATA | | | | | | | |
| R-0h | | | | | | | |

Table 19-16. I2CDRR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|------------------------------------|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | DATA | R | 0h | Receive data Reset type: SYSRSn |

19.7.2.8 I2CSAR Register (Offset = 7h) [Reset = 03FFh]

I2CSAR is shown in [Figure 19-27](#) and described in [Table 19-17](#).

Return to the [Summary Table](#).

The I2C slave address register (I2CSAR) is a 16-bit register for storing the next slave address that will be transmitted by the I2C module when it is a master. The SAR field of I2CSAR contains a 7-bit or 10-bit slave address. When the I2C module is not using the free data format (FDF = 0 in I2CMDR), it uses this address to initiate data transfers with a slave, or slaves. When the address is nonzero, the address is for a particular slave. When the address is 0, the address is a general call to all slaves. If the 7-bit addressing mode is selected (XA = 0 in I2CMDR), only bits 6-0 of I2CSAR are used write 0s to bits 9-7.

Figure 19-27. I2CSAR Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | SAR | |
| R-0h | | | | | | R/W-3FFh | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SAR | | | | | | R/W-3FFh | |

Table 19-17. I2CSAR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-0 | SAR | R/W | 3FFh | In 7-bit addressing mode (XA = 0 in I2CMDR): 00h-7Fh Bits 6-0 provide the 7-bit slave address that the I2C module transmits when it is in the master-transmitter mode. Write 0s to bits 9-7. In 10-bit addressing mode (XA = 1 in I2CMDR): 000h-3FFh Bits 9-0 provide the 10-bit slave address that the I2C module transmits when it is in the master transmitter mode. Reset type: SYSRSn |

19.7.2.9 I2CDXR Register (Offset = 8h) [Reset = 0000h]

I2CDXR is shown in [Figure 19-28](#) and described in [Table 19-18](#).

Return to the [Summary Table](#).

The CPU writes transmit data to I2CDXR. This 16-bit register accepts a data byte with 1 to 8 bits. Before writing to I2CDXR, specify how many bits are in a data byte by loading the appropriate value into the bit count (BC) bits of I2CMDR. When writing a data byte with fewer than 8 bits, make sure the value is right-aligned in I2CDXR. After a data byte is written to I2CDXR, the I2C module copies the data byte to the transmit shift register (I2CXSR). The CPU cannot access I2CXSR directly. From I2CXSR, the I2C module shifts the data byte out on the SDA pin, one bit at a time.

When in the transmit FIFO mode, the I2CDXR register acts as the transmit FIFO buffer.

Figure 19-28. I2CDXR Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DATA | | | | | | | |
| R/W-0h | | | | | | | |

Table 19-18. I2CDXR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|-------------------------------------|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | DATA | R/W | 0h | Transmit data Reset type: SYSRSn |

19.7.2.10 I2CMDR Register (Offset = 9h) [Reset = 0000h]

I2CMDR is shown in [Figure 19-29](#) and described in [Table 19-19](#).

Return to the [Summary Table](#).

The I2C mode register (I2CMDR) is a 16-bit register that contains the control bits of the I2C module.

Figure 19-29. I2CMDR Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|--------|--------|----------|--------|--------|--------|--------|
| NACKMOD | FREE | STT | RESERVED | STP | MST | TRX | XA |
| R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RM | DLB | IRS | STB | FDF | | BC | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | | R/W-0h | |

Table 19-19. I2CMDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 15 | NACKMOD | R/W | 0h | <p>NACK mode bit. This bit is only applicable when the I2C module is acting as a receiver. Reset type: SYSRSn</p> <p>0h (R/W) = In the slave-receiver mode: The I2C module sends an acknowledge (ACK) bit to the transmitter during each acknowledge cycle on the bus. The I2C module only sends a no-acknowledge (NACK) bit if you set the NACKMOD bit.</p> <p>In the master-receiver mode: The I2C module sends an ACK bit during each acknowledge cycle until the internal data counter counts down to 0. At that point, the I2C module sends a NACK bit to the transmitter. To have a NACK bit sent earlier, you must set the NACKMOD bit</p> <p>1h (R/W) = In either slave-receiver or master-receiver mode: The I2C module sends a NACK bit to the transmitter during the next acknowledge cycle on the bus. Once the NACK bit has been sent, NACKMOD is cleared.</p> <p>Important: To send a NACK bit in the next acknowledge cycle, you must set NACKMOD before the rising edge of the last data bit.</p> |
| 14 | FREE | R/W | 0h | <p>This bit controls the action taken by the I2C module when a debugger breakpoint is encountered. Reset type: SYSRSn</p> <p>0h (R/W) = When I2C module is master: If SCL is low when the breakpoint occurs, the I2C module stops immediately and keeps driving SCL low, whether the I2C module is the transmitter or the receiver. If SCL is high, the I2C module waits until SCL becomes low and then stops.</p> <p>When I2C module is slave: A breakpoint forces the I2C module to stop when the current transmission/reception is complete.</p> <p>1h (R/W) = The I2C module runs free that is, it continues to operate when a breakpoint occurs.</p> |
| 13 | STT | R/W | 0h | <p>START condition bit (only applicable when the I2C module is a master). The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions (see Table 9-6). Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS = 0.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the master mode, STT is automatically cleared after the START condition has been generated.</p> <p>1h (R/W) = In the master mode, setting STT to 1 causes the I2C module to generate a START condition on the I2C-bus</p> |
| 12 | RESERVED | R | 0h | Reserved |

Table 19-19. I2CMDR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 11 | STP | R/W | 0h | <p>STOP condition bit (only applicable when the I2C module is a master).</p> <p>In the master mode, the RM,STT, and STP bits determine when the I2C module starts and stops data transmissions.</p> <p>Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS=0. When in non-repeat mode, at least one byte must be transferred before a stop condition can be generated. The I2C module delays clearing of this bit until after the I2CSTR[SCD] bit is set. To avoid disrupting the I2C state machine, the user must wait until this bit is clear before initiating a new message.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = STP is automatically cleared after the STOP condition has been generated</p> <p>1h (R/W) = STP has been set by the device to generate a STOP condition when the internal data counter of the I2C module counts down to 0.</p> |
| 10 | MST | R/W | 0h | <p>Master mode bit.</p> <p>MST determines whether the I2C module is in the slave mode or the master mode. MST is automatically changed from 1 to 0 when the I2C master generates a STOP condition</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Slave mode. The I2C module is a slave and receives the serial clock from the master.</p> <p>1h (R/W) = Master mode. The I2C module is a master and generates the serial clock on the SCL pin.</p> |
| 9 | TRX | R/W | 0h | <p>Transmitter mode bit.</p> <p>When relevant, TRX selects whether the I2C module is in the transmitter mode or the receiver mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Receiver mode. The I2C module is a receiver and receives data on the SDA pin.</p> <p>1h (R/W) = Transmitter mode. The I2C module is a transmitter and transmits data on the SDA pin.</p> |
| 8 | XA | R/W | 0h | <p>Expanded address enable bit.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 7-bit addressing mode (normal address mode). The I2C module transmits 7-bit slave addresses (from bits 6-0 of I2CSAR), and its own slave address has 7 bits (bits 6-0 of I2COAR).</p> <p>1h (R/W) = 10-bit addressing mode (expanded address mode). The I2C module transmits 10-bit slave addresses (from bits 9-0 of I2CSAR), and its own slave address has 10 bits (bits 9-0 of I2COAR).</p> |
| 7 | RM | R/W | 0h | <p>Repeat mode bit (only applicable when the I2C module is a master-transmitter or master-receiver).</p> <p>The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Nonrepeat mode. The value in the data count register (I2CCNT) determines how many bytes are received/transmitted by the I2C module.</p> <p>1h (R/W) = Repeat mode. A data byte is transmitted each time the I2CDXR register is written to (or until the transmit FIFO is empty when in FIFO mode) until the STP bit is manually set. The value of I2CCNT is ignored. The ARDY bit/interrupt can be used to determine when the I2CDXR (or FIFO) is ready for more data, or when the data has all been sent and the CPU is allowed to write to the STP bit.</p> |

Table 19-19. I2CMDR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 6 | DLB | R/W | 0h | Digital loopback mode bit. Reset type: SYSRSn 0h (R/W) = Digital loopback mode is disabled. 1h (R/W) = Digital loopback mode is enabled. For proper operation in this mode, the MST bit must be 1. In the digital loopback mode, data transmitted out of I2CDXR is received in I2CDRR after n device cycles by an internal path, where: $n = ((\text{I}^2\text{C input clock frequency}/\text{module clock frequency}) \times 8)$ The transmit clock is also the receive clock. The address transmitted on the SDA pin is the address in I2COAR. Note: The free data format (FDF = 1) is not supported in the digital loopback mode. |
| 5 | IRS | R/W | 0h | I2C module reset bit. Reset type: SYSRSn 0h (R/W) = The I2C module is in reset/disabled. When this bit is cleared to 0, all status bits (in I2CSTR) are set to their default values. 1h (R/W) = The I2C module is enabled. This has the effect of releasing the I2C bus if the I2C peripheral is holding it. |
| 4 | STB | R/W | 0h | START byte mode bit. This bit is only applicable when the I2C module is a master. As described in version 2.1 of the Philips Semiconductors I2C-bus specification, the START byte can be used to help a slave that needs extra time to detect a START condition. When the I2C module is a slave, it ignores a START byte from a master, regardless of the value of the STB bit. Reset type: SYSRSn 0h (R/W) = The I2C module is not in the START byte mode. 1h (R/W) = The I2C module is in the START byte mode. When you set the START condition bit (STT), the I2C module begins the transfer with more than just a START condition. Specifically, it generates: 1. A START condition 2. A START byte (0000 0001b) 3. A dummy acknowledge clock pulse 4. A repeated START condition Then, as normal, the I2C module sends the slave address that is in I2CSAR. |
| 3 | FDF | R/W | 0h | Free data format mode bit. Reset type: SYSRSn 0h (R/W) = Free data format mode is disabled. Transfers use the 7-/10-bit addressing format selected by the XA bit. 1h (R/W) = Free data format mode is enabled. Transfers have the free data (no address) format described in Section 9.2.5. The free data format is not supported in the digital loopback mode (DLB=1). |

Table 19-19. I2CMDR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 2-0 | BC | R/W | 0h | <p>Bit count bits.</p> <p>BC defines the number of bits (1 to 8) in the next data byte that is to be received or transmitted by the I2C module. The number of bits selected with BC must match the data size of the other device. Notice that when BC = 000b, a data byte has 8 bits. BC does not affect address bytes, which always have 8 bits.</p> <p>Note: If the bit count is less than 8, receive data is right-justified in I2CDRR(7-0), and the other bits of I2CDRR(7-0) are undefined. Also, transmit data written to I2CDXR must be right-justified</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 8 bits per data byte 1h (R/W) = 1 bit per data byte 2h (R/W) = 2 bits per data byte 3h (R/W) = 3 bits per data byte 4h (R/W) = 4 bits per data byte 5h (R/W) = 5 bits per data byte 6h (R/W) = 6 bits per data byte 7h (R/W) = 7 bits per data byte</p> |

19.7.2.11 I2CISRC Register (Offset = Ah) [Reset = 0000h]

I2CISRC is shown in [Figure 19-30](#) and described in [Table 19-20](#).

Return to the [Summary Table](#).

The I2C interrupt source register (I2CISRC) is a 16-bit register used by the CPU to determine which event generated the I2C interrupt.

Figure 19-30. I2CISRC Register

| | | | | | | | |
|----------|----|----|----|-------------|----|--------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | WRITE_ZEROS | | | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | INTCODE | | | |
| R-0h | | | | | | R-0h | |

Table 19-20. I2CISRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|--|
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-8 | WRITE_ZEROS | R/W | 0h | TI internal testing bits These reserved bit locations should always be written as zeros. Reset type: SYSRSn |
| 7-3 | RESERVED | R | 0h | Reserved |
| 2-0 | INTCODE | R | 0h | Interrupt code bits. The binary code in INTCODE indicates the event that generated an I2C interrupt. A CPU read will clear this field. If another lower priority interrupt is pending and enabled, the value corresponding to that interrupt will then be loaded. Otherwise, the value will stay cleared. The interrupt events below are listed in descending order of priority. That is INTCODE 1 (Arbitration lost) has the highest priority and INTCODE 7 (Addressed as slave) has the lowest priority. In the case of an arbitration lost, a no-acknowledgment condition detected, or a stop condition detected, a CPU read will also clear the associated interrupt flag bit in the I2CSTR register. Emulator reads will not affect the state of this field or of the status bits in the I2CSTR register. Reset type: SYSRSn 0h (R/W) = None 1h (R/W) = Arbitration lost 2h (R/W) = No-acknowledgment condition detected 3h (R/W) = Registers ready to be accessed 4h (R/W) = Receive data ready 5h (R/W) = Transmit data ready 6h (R/W) = Stop condition detected 7h (R/W) = Addressed as slave |

19.7.2.12 I2CEMDR Register (Offset = Bh) [Reset = 0001h]

I2CEMDR is shown in [Figure 19-31](#) and described in [Table 19-21](#).

Return to the [Summary Table](#).

I2C Extended Mode

Figure 19-31. I2CEMDR Register

| | | | | | | | |
|----------|----|----|----|----|----|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | FCM | BC |
| R-0h | | | | | | R/W-0h | R/W-1h |

Table 19-21. I2CEMDR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-2 | RESERVED | R | 0h | Reserved |
| 1 | FCM | R/W | 0h | <p>Forward Compatibility mode. This bit when programmed brings the functionality of Tx request only when Tx data required regardless of data status in Tx buffer for non-FIFO mode.</p> <p>This register affects the XRDY behavior hence needs to be set after releasing the IRS (I2CMDR[5]).</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Legacy functionality of requesting Tx data upon buffer copy to shift register or upon start condition is active. Stale data is reused after illegal start, ARB Lost, NACK conditions.</p> <p>1h (R/W) = New functionality of requesting data only upon ACK (address/data) is active.</p> |
| 0 | BC | R/W | 1h | <p>Backwards compatibility mode. This bit affects the timing of the transmit status bits (XRDY and XSMT) in the I2CSTR register when in slave transmitter mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = See the 'Backwards Compatibility Mode Bit, Slave Transmitter' Figure for details.</p> <p>1h (R/W) = See the 'Backwards Compatibility Mode Bit, Slave Transmitter' Figure for details.</p> |

19.7.2.13 I2CPSC Register (Offset = Ch) [Reset = 0000h]

I2CPSC is shown in [Figure 19-32](#) and described in [Table 19-22](#).

Return to the [Summary Table](#).

The I2C prescaler register (I2CPSC) is a 16-bit register (see Figure 14-21) used for dividing down the I2C input clock to obtain the desired module clock for the operation of the I2C module. See the device-specific data manual for the supported range of values for the module clock frequency.

IPSC must be initialized while the I2C module is in reset (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

Figure 19-32. I2CPSC Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IPSC | | | | | | | |
| R/W-0h | | | | | | | |

Table 19-22. I2CPSC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | IPSC | R/W | 0h | I2C prescaler divide-down value. IPSC determines how much the CPU clock is divided to create the module clock of the I2C module: module clock frequency = I2C input clock frequency/(IPSC + 1) Note: IPSC must be initialized while the I2C module is in reset (IRS = 0 in I2CMDR). Reset type: SYSRSn |

19.7.2.14 I2CFFTX Register (Offset = 20h) [Reset = 0000h]

I2CFFTX is shown in [Figure 19-33](#) and described in [Table 19-23](#).

Return to the [Summary Table](#).

The I2C transmit FIFO register (I2CFFTX) is a 16-bit register that contains the I2C FIFO mode enable bit as well as the control and status bits for the transmit FIFO mode of operation on the I2C peripheral.

Figure 19-33. I2CFFTX Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|------------|----------|----|--------|----|---|---|
| RESERVED | I2CFFEN | TXFFRST | | TXFFST | | | |
| R-0h | R/W-0h | R/W-0h | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXFFINT | TXFFINTCLR | TXFFIENA | | TXFFIL | | | |
| R-0h | R-0/W1S-0h | R/W-0h | | R/W-0h | | | |

Table 19-23. I2CFFTX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|---------|-------|---|
| 15 | RESERVED | R | 0h | Reserved |
| 14 | I2CFFEN | R/W | 0h | I2C FIFO mode enable bit. This bit must be enabled for either the transmit or the receive FIFO to operate correctly. Reset type: SYSRSn 0h (R/W) = Disable the I2C FIFO mode. 1h (R/W) = Enable the I2C FIFO mode. |
| 13 | TXFFRST | R/W | 0h | Transmit FIFO Reset Reset type: SYSRSn 0h (R/W) = Reset the transmit FIFO pointer to 0000 and hold the transmit FIFO in the reset state. 1h (R/W) = Enable the transmit FIFO operation. |
| 12-8 | TXFFST | R | 0h | Contains the status of the transmit FIFO: xxxxx Transmit FIFO contains xxxx bytes. 00000 Transmit FIFO is empty. Note: Since these bits are reset to zero, the transmit FIFO interrupt flag will be set when the transmit FIFO operation is enabled and the I2C is taken out of reset. This will generate a transmit FIFO interrupt if enabled. To avoid any detrimental effects from this, write a one to the TXFFINTCLR once the transmit FIFO operation is enabled and the I2C is taken out of reset. Reset type: SYSRSn |
| 7 | TXFFINT | R | 0h | Transmit FIFO interrupt flag. This bit cleared by a CPU write of a 1 to the TXFFINTCLR bit. If the TXFFIENA bit is set, this bit will generate an interrupt when it is set. Reset type: SYSRSn 0h (R/W) = Transmit FIFO interrupt condition has not occurred. 1h (R/W) = Transmit FIFO interrupt condition has occurred. |
| 6 | TXFFINTCLR | R-0/W1S | 0h | Transmit FIFO Interrupt Flag Clear Reset type: SYSRSn 0h (R/W) = Writes of zeros have no effect. Reads return a 0. 1h (R/W) = Writing a 1 to this bit clears the TXFFINT flag. |
| 5 | TXFFIENA | R/W | 0h | Transmit FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disabled. TXFFINT flag does not generate an interrupt when set. 1h (R/W) = Enabled. TXFFINT flag does generate an interrupt when set. |

Table 19-23. I2CFFTX Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 4-0 | TXFFIL | R/W | 0h | <p>Transmit FIFO interrupt level.</p> <p>These bits set the status level that will set the transmit interrupt flag. When the TXFFST4-0 bits reach a value equal to or less than these bits, the TXFFINT flag will be set. This will generate an interrupt if the TXFFIENA bit is set. Because the I2C on this device has a 16-level transmit FIFO, these bits cannot be configured for an interrupt of more than 16 FIFO levels.</p> <p>Reset type: SYSRSn</p> |

19.7.2.15 I2CFFRX Register (Offset = 21h) [Reset = 0000h]

I2CFFRX is shown in [Figure 19-34](#) and described in [Table 19-24](#).

Return to the [Summary Table](#).

The I2C receive FIFO register (I2CFFRX) is a 16-bit register that contains the control and status bits for the receive FIFO mode of operation on the I2C peripheral.

Figure 19-34. I2CFFRX Register

| | | | | | | | |
|----------|------------|----------|----|--------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RXFFRST | | | RXFFST | | | |
| R-0h | R/W-0h | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXFFINT | RXFFINTCLR | RXFFIENA | | RXFFIL | | | |
| R-0h | R-0/W1S-0h | R/W-0h | | R/W-0h | | | |

Table 19-24. I2CFFRX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|---------|-------|--|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | RXFFRST | R/W | 0h | I2C receive FIFO reset bit Reset type: SYSRSn 0h (R/W) = Reset the receive FIFO pointer to 0000 and hold the receive FIFO in the reset state. 1h (R/W) = Enable the receive FIFO operation. |
| 12-8 | RXFFST | R | 0h | Contains the status of the receive FIFO: xxxxx Receive FIFO contains xxxx bytes 00000 Receive FIFO is empty. Reset type: SYSRSn |
| 7 | RXFFINT | R | 0h | Receive FIFO interrupt flag. This bit cleared by a CPU write of a 1 to the RXFFINTCLR bit. If the RXFFIENA bit is set, this bit will generate an interrupt when it is set Reset type: SYSRSn 0h (R/W) = Receive FIFO interrupt condition has not occurred. 1h (R/W) = Receive FIFO interrupt condition has occurred. |
| 6 | RXFFINTCLR | R-0/W1S | 0h | Receive FIFO interrupt flag clear bit. Reset type: SYSRSn 0h (R/W) = Writes of zeros have no effect. Reads return a zero. 1h (R/W) = Writing a 1 to this bit clears the RXFFINT flag. |
| 5 | RXFFIENA | R/W | 0h | Receive FIFO interrupt enable bit. Reset type: SYSRSn 0h (R/W) = Disabled. RXFFINT flag does not generate an interrupt when set. 1h (R/W) = Enabled. RXFFINT flag does generate an interrupt when set. |
| 4-0 | RXFFIL | R/W | 0h | Receive FIFO interrupt level. These bits set the status level that will set the receive interrupt flag. When the RXFFST4-0 bits reach a value equal to or greater than these bits, the RXFFINT flag is set. This will generate an interrupt if the RXFFIENA bit is set. Note: Since these bits are reset to zero, the receive FIFO interrupt flag will be set if the receive FIFO operation is enabled and the I2C is taken out of reset. This will generate a receive FIFO interrupt if enabled. To avoid this, modify these bits on the same instruction as or prior to setting the RXFFRST bit. Because the I2C on this device has a 16-level receive FIFO, these bits cannot be configured for an interrupt of more than 16 FIFO levels. Reset type: SYSRSn |

19.7.3 I2C Registers to Driverlib Functions

Table 19-25. I2C Registers to Driverlib Functions

| File | Driverlib Function |
|-------------|-----------------------------------|
| OAR | |
| i2c.h | I2C_setOwnAddress |
| IER | |
| i2c.c | I2C_enableInterrupt |
| i2c.c | I2C_disableInterrupt |
| STR | |
| i2c.c | I2C_getInterruptStatus |
| i2c.c | I2C_clearInterruptStatus |
| i2c.h | I2C_isBusBusy |
| i2c.h | I2C_getStatus |
| i2c.h | I2C_clearStatus |
| CLKL | |
| i2c.c | I2C_initController |
| i2c.c | I2C_initControllerModuleFrequency |
| CLKH | |
| i2c.c | I2C_initController |
| i2c.c | I2C_initControllerModuleFrequency |
| CNT | |
| i2c.h | I2C_setDataCount |
| DRR | |
| i2c.h | I2C_getData |
| TAR | |
| i2c.h | I2C_setTargetAddress |
| DXR | |
| i2c.h | I2C_putData |
| MDR | |
| i2c.h | I2C_enableModule |
| i2c.h | I2C_disableModule |
| i2c.h | I2C_setConfig |
| i2c.h | I2C_setBitCount |
| i2c.h | I2C_sendStartCondition |
| i2c.h | I2C_sendStopCondition |
| i2c.h | I2C_sendNACK |
| i2c.h | I2C_getStopConditionStatus |
| i2c.h | I2C_setAddressMode |
| i2c.h | I2C_setEmulationMode |
| i2c.h | I2C_enableLoopback |
| i2c.h | I2C_disableLoopback |
| ISRC | |
| i2c.h | I2C_getInterruptSource |
| EMDR | |
| i2c.h | I2C_setExtendedMode |
| PSC | |

Table 19-25. I2C Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------|-----------------------------------|
| i2c.c | I2C_initController |
| i2c.c | I2C_initControllerModuleFrequency |
| i2c.c | I2C_configureModuleFrequency |
| i2c.c | I2C_configureModuleClockFrequency |
| i2c.h | I2C_getPreScaler |
| FFTX | |
| i2c.c | I2C_enableInterrupt |
| i2c.c | I2C_disableInterrupt |
| i2c.c | I2C_getInterruptStatus |
| i2c.c | I2C_clearInterruptStatus |
| i2c.h | I2C_enableFIFO |
| i2c.h | I2C_disableFIFO |
| i2c.h | I2C_setFIFOInterruptLevel |
| i2c.h | I2C_getFIFOInterruptLevel |
| i2c.h | I2C_getTxFIFOStatus |
| FFRX | |
| i2c.c | I2C_enableInterrupt |
| i2c.c | I2C_disableInterrupt |
| i2c.c | I2C_getInterruptStatus |
| i2c.c | I2C_clearInterruptStatus |
| i2c.h | I2C_enableFIFO |
| i2c.h | I2C_disableFIFO |
| i2c.h | I2C_setFIFOInterruptLevel |
| i2c.h | I2C_getFIFOInterruptLevel |
| i2c.h | I2C_getRxFIFOStatus |

Chapter 20

Power Management Bus Module (PMBus)



This chapter describes the features and operation of the Power Management Bus (PMBus) module.

| | |
|--|-------------|
| 20.1 Introduction..... | 2032 |
| 20.2 Configuring Device Pins..... | 2033 |
| 20.3 Slave Mode Operation..... | 2034 |
| 20.4 Master Mode Operation..... | 2045 |
| 20.5 PMBus Registers..... | 2055 |

20.1 Introduction

The PMBus module provides an interface between the microcontroller and devices compliant with the SMI Forum PMBus Specification Part I version 1.0 and Part II version 1.1. The PMBus is based on SMBus, which uses a similar physical layer to the I²C. This chapter assumes you are familiar with the PMBus, SMBus, and I²C bus specifications.

20.1.1 PMBUS Related Collateral

Foundational Materials

- [C2000 Academy - PMBUS](#)
- [Seven things to know about PMBus \(Video\)](#)

Getting Started Materials

- [C28x PMBus Communications Stack User's Guide Application Report](#)
- [Software Implementation of PMBus over I²C for TMS320F2803x Application Report](#)

Expert Materials

- [9 things you need to know about PMBus Point-of-Load Power \(Video\)](#)

20.1.2 Features

The PMBus module has the following features:

- Compliance with the SMI Forum PMBus Specification (Part I v1.0 and Part II v1.1)
- Support for master and slave modes
- Support for I²C modes
- Support for three speeds:
 - Standard Mode: Up to 100kHz
 - Fast Mode: Up to 400kHz
- Packet error checking
- CONTROL and ALERT signals
- Clock high and low time-outs
- Four-byte transmit and receive buffers
- One maskable interrupt, which can be generated by several conditions:
 - Receive data ready
 - Transmit buffer empty
 - Slave address received
 - End of message
 - ALERT input asserted
 - Clock low time-out
 - Clock high time-out
 - Bus free

20.1.3 Block Diagram

Figure 20-1 shows the block diagram for PMBus. The PMBus module handles the lower levels of the PMBus protocol. In addition to controlling signal levels and timing, parsing addresses, and buffering data, the PMBus module also directly supports complex transactions such as Read Word and Process Call.

There are four PMBus signals:

- **SCL** is the bus clock. SCL is normally controlled by the master, but can be held low by a slave to delay a transaction and allow more time for processing.
- **SDA** is the bidirectional data line.
- **CONTROL** is a slave input that can trigger an interrupt. CONTROL can be used to shut down a slave device.
- **ALERT** is a slave output/master input that allows a slave to request attention from the master.

The SDA and SCL timings produced by the module are derived from SYSCLK. To comply with the PMBus timing specs, the bit clock divider must be set by way of the PMBTIMCLK register to provide a bit clock of 10MHz or less.




Figure 20-1. PMBus Module Block Diagram

20.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPYMUX bits at the default of zero), followed by writing the GPYMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification is set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups are configured in the GPYPU register.

Note

The GPIO configuration register GPYODR must be set to normal mode when the PMBus is used. The open-drain operation for PMBus is managed by the PMBus module

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

20.3 Slave Mode Operation

This section describes the configuration and operation of the PMBus module in slave mode.

20.3.1 Configuration

To configure the module, write a clock divider to the PMBCTRL register's CLKDIV field to produce a bit clock frequency of less than 10MHz. To activate slave mode, set the SLAVE_EN bit in the PMBCTRL register. Next, set up the PMBSC register. The following options are configurable:

- Slave address and mask (SLAVE_ADDR and SLAVE_MASK): Sets the slave address and mask for message acceptance.
- Manual slave address acknowledgment (MAN_SLAVE_ACK): When enabled, allows software to decide whether to acknowledge (ACK) an address. When disabled, the decision to ACK is made automatically based on the slave address and mask.
- PEC enable (PEC_ENA): Set this bit if Packet Error Checking (PEC) is used on the bus.
- Manual command byte acknowledgment (MAN_CMD): Similar to manual slave acknowledgment, setting this bit allows software to decide whether to acknowledge (ACK) a command byte.
- Number of bytes to acknowledge automatically (RX_BYTE_ACK_CNT): This is normally set to the maximum value, which allows the entire receive buffer to be used. However, smaller values can be used if the application requires that erroneous messages be detected and not acknowledged (NACKed) as soon as possible.

Manual acknowledgment is done by writing a one to the PMBACK register. Even with automatic acknowledgment, some writes to PMBACK are required. If the message (not including the address) is longer than 4 bytes, each packet of 4 bytes must be acknowledged. The PMBus module stretches the clock (hold the clock low) until an ACK is issued. The module then pulls the data line low and releases the clock, providing the ACK signal to the master.

If the complete message or the last part of the message is less than 4 bytes (or the RX_BYTE_ACK_CNT limit), do not write to PMBACK.

Writing a zero to the PMBACK bit sends a NACK. This can only be done when the module is waiting for an acknowledgment. If a zero is written at any other time, the NACK is issued during the next message.

20.3.2 Message Handling

This section describes some of the message types for PMBus and how to determine which message type is being received in slave mode. This section is oriented toward the most efficient mode of operation – with automatic address and command acknowledgment and is also oriented toward having Packet Error Checking (PEC) enabled.

If automatic address acknowledgment is disabled, all messages start by setting the SLAVE_ADDR_READY bit high. Read commands have two instructions one for the read and one for the write. If automatic command acknowledgment is enabled, the DATA READY bit is set high, as well. If the message has no PEC, the number of bytes available is n-1. For example with PEC, a QUICK COMMAND has one byte. With no PEC, a QUICK COMMAND has zero bytes.

Note that the byte count does not increment as bytes arrive. No bits are set in the PMBST register until a stop message is received, the receive buffer is full, or a fault occurs. Then, all appropriate bit values are placed in the register together. All that is necessary to receive a quick command is to ACK the message by writing a one to the PMBACK register.

20.3.2.1 Quick Command

Quick Commands ([Figure 20-2](#)) received by the PMBus module in slave mode require a simple acknowledgment of the received device address. In automatic address acknowledge mode, the module processes the quick command without firmware interaction. Upon receipt of the end of message, the firmware has the option to read the received address in the PMBHSA register. In manual address acknowledge mode, the address is acknowledged by writing to the PMBACK register.



Figure 20-2. Quick Command Message

20.3.2.2 Send Byte

A Send Byte message (Figure 20-3) consists of the device address, a single data byte, and an optional PEC byte. To process the PEC byte correctly, PEC processing must be enabled in the PMBSC register. In automatic address acknowledge mode, the data and optional PEC byte are acknowledged without firmware interaction. The module generates an End of Message interrupt, reads the status register and finds the data ready indication bit set. In manual mode, the address is acknowledged by the firmware, while the remaining data and PEC bytes are acknowledged by the module.

The PMBus module stores Data Byte #0 into the PMBRXBUF register. The data byte is stored into bits 7-0. In non-PEC mode, the RX Byte Count in the PMBSTS register indicates one byte received. If PEC processing is enabled, the PEC byte is also stored into the PMBRXBUF register, with the PEC byte residing in bits 15-8. The RX Byte Count in the PMBSTS register indicates two bytes received. The PEC Valid bit in the PMBSTS register indicates the validity of the received PEC byte.

When a Send Byte message is received, the Data Ready bit is set along with the EOM and, assuming that the PEC is valid, the PEC valid bit. The read byte count (RD_BYTE_COUNT) register contains a 2. All that is necessary to receive a send byte command is to ACK the message by writing a 1 to the PMBACK register. Before doing the ACK, read the byte from the lowest byte of the PMBRXBUF register.




Figure 20-3. Send Byte Message With and Without PEC

20.3.2.3 Receive Byte

A Receive Byte message (Figure 20-4) consists of the device address, a single data byte, and an optional PEC byte. In automatic address acknowledge mode, the firmware receives a data request interrupt following reception of the slave address. The data byte to be sent to the master is stored into bits 7-0 of the PMBTXBUF register and Transmit Byte Count bits within the PMBSC register are set to a value of 1. If PEC processing is enabled, the Transmit PEC bit (bit 19) within the PMBSC register is set to 1, along with the Enable PEC bit (bit 15). The module automatically appends the calculated PEC byte at the completion of the message.



Figure 20-4. Receive Byte Message With and Without PEC

20.3.2.4 Write Byte and Write Word

The Write Byte and Write Word messages (Figure 20-5) consist of a slave address, a command word, transmitted data bytes and an optional PEC byte. In automatic address acknowledge mode, the data bytes and optional PEC byte are acknowledged without firmware interaction. The acknowledgment of the command word is configured through the PMBSC register. The firmware receives an End of Message interrupt in all cases except for Write Word with PEC message, reads the status register and finds the data ready indication bit set.

In the case of a Write Word with PEC byte message, the data ready interrupt is enabled after receiving 4 bytes (command byte, the 2 data bytes and the PEC byte). The firmware reads the data from the PMBRXBUF register and must write the PMBACK register to acknowledge back to the master. The PMBus module holds SCL low until the firmware responds to the received data.

In all other cases, the EOM interrupt is received and data can be read from the PMBRXBUF register. The firmware is not required to send an acknowledgment back to the master.

The Write Byte message looks exactly the same as the Send Byte, except the RD_BYTE_COUNT register contains a 3. The Write Word message has a RD_BYTE_COUNT of 4.

| | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | P |
|---|---------------|----|---|---------|---|---------|---|---|

| | | | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|-----|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | PEC | A | P |
|---|---------------|----|---|---------|---|---------|---|-----|---|---|

| | | | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|---------|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | Byte #1 | A | P |
|---|---------------|----|---|---------|---|---------|---|---------|---|---|

| | | | | | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|---------|---|-----|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | Byte #1 | A | PEC | A | P |
|---|---------------|----|---|---------|---|---------|---|---------|---|-----|---|---|

Figure 20-5. Write Byte and Write Word Messages With and Without PEC

20.3.2.5 Read Byte and Read Word

The Read Byte and Read Word messages (Figure 20-6) consist of a slave address, a command word, received data bytes from a slave, and an optional PEC byte. Address and command acknowledgment is configured through the PMBSC register. In automatic mode, the PMBus module provides a data ready and data request interrupt following receipt of a repeated start and slave address. The received command byte is found in bits 7-0 of the PMBRXBUF register. The firmware responds to the data request by programming the data bytes into the PMBTXBUF register and the TX Byte Count bits in the PMBSC register. If PEC processing is enabled, the Transmit PEC bit must also be asserted. An EOM interrupt indicates completion of the message to the Master.

When the repeated start (Sr) signal is received, the Data Ready bit is asserted with a RD_BYTECOUNT of 1. At this point, the operation cannot be distinguished from a group command Send Byte message. When the same device address is sent out with a read, the Data Request bit is asserted. If data has already been written to the PMTXBUF register before the Device Address is received, the Data Request bit is not asserted. So if group commands are also expected, read the Data Ready with a RD_BYTECOUNT of 1, and then wait and see whether the next event is an EOM or a Data Request. If the event is an EOM, the command must be processed as a group send byte. If the event is a Data Request, the command must be processed as a read. Depending on the command, the event can be a read byte, word, or block. If the PMBus module is polled, both the Data Ready and the Data Request bits can possibly be set between polling intervals. This must be considered in the design of the firmware.

Once the read command is recognized, you must respond by writing data to the PMBTXBUF register. Make sure that the values in the PMBSC register are correct. The transmit byte count and PEC bit must be set appropriately. For a read byte, the transmit byte count can be loaded with a 1. If the transmission of a PEC byte is desired, the TX_PEC bit must be set. After this, the data can be written to PMBTXBUF, which starts the transmission. All bytes must be written to PMBTXBUF at the same time. After the master receives the message, the master NACKs the last byte to indicate that the correct number of bytes have been received. This causes the EOM bit to be set in the PMBSTS register, indicating to the firmware that the Read Byte message is complete.







Figure 20-6. Read Byte and Read Word Messages With and Without PEC

20.3.2.6 Process Call

The Process Call (Figure 20-7) protocol consists of a Write Word message, followed by a Read Word message, without a stop condition between the two messages. Address and command acknowledgment is configured through the PMBSC register. In automatic mode, following receipt of the repeated start and slave address, the PMBus module provides a data ready and a data request interrupt. The repeated start bit is set in the PMBSTS register to indicate the receipt of the first part of the Process Call message. The received command byte is found in bits 7-0 of the PMBRXBUF register, while the two data bytes received from the master can be found in bits 23-8. Upon receipt of the repeated start and a data request from the module, the firmware programs the PMBTXBUF with the 2 data bytes to be sent to the master. If PEC processing is enabled, the Transmit PEC bit within the PMBSC register is asserted. The EOM interrupt indicates the read word portion of the Process Call message has been completed by the module.




Figure 20-7. Process Call Message With and Without PEC

20.3.2.7 Block Write

The Block Write (Figure 20-8) protocol is similar to Write Word in structure, except that there are more than 2 data bytes in the message. Following the receipt of the command byte, the block length and 2 data bytes, the PMBus module provides a data ready interrupt. The module waits for the firmware to read the received data and program the acknowledge register. While waiting for an ACK from the firmware, the module drives the clock line low, stalling the bus. The data ready interrupts continue for the duration of the message at a frequency of every 4 data bytes. The number of bytes received can be found within the PMBSTS register. At the end of the message, less than 4 bytes can be stored in the PMBRXBUF register. The PEC Valid bit can be checked to determine if the received PEC value is accurate.




Figure 20-8. Block Write Message With and Without PEC

20.3.2.8 Block Read

The Block Read ([Figure 20-9](#)) protocol is similar to a Read Word in structure, except that there are more than 2 data bytes in the message. Following the receipt of the repeated slave address, a data ready and data request interrupt is generated by the PMBus module. The command byte received from the master can be found in bits 7-0 of the PMBRXBUF register. The SCL line is held low until the firmware programs data bytes into the PMBTXBUF register. The firmware is required to load the block length into bits 7-0 of the PMBTXBUF register during the initial programming of the register. After 4 bytes have been transmitted, the module issues a data request interrupt and holds SCL low again until the firmware has programmed additional data into the PMBTXBUF register.

Block read starts the same as Read Word or Read Byte, but TX_COUNT is loaded with a 4 the first time, and TX_PEC is not set. Instead of waiting for an EOM after the first transmission, the firmware instead waits for a Data Request, indicating that the master is ready for more data. Until the last 4 or less bytes, the firmware simply writes a 4 to TX_COUNT and then writes the 4 bytes to PMBTXBUF. TX_PEC is left cleared. Then when the last 4 or fewer bytes are to be transmitted, the firmware writes out the appropriate byte count, sets the TX_PEC bit, and writes the data to PMBTXBUF. The PMBus module writes out the data, followed by the PEC, and then the EOM bit is set when the master NACKs the PEC.

| | | | | | | | | | | | |
|----------------|---------------|---------|---|---------|---|-----|---------------|----|-----|----|---|
| S | Slave address | Wr | A | Command | A | Sr | Slave address | Rd | A | | |
| Byte count = N | A | Byte #0 | A | Byte #1 | A | ... | Byte #(N-1) | NA | P | | |
| <hr/> | | | | | | | | | | | |
| S | Slave address | Wr | A | Command | A | Sr | Slave address | Rd | A | | |
| Byte count = N | A | Byte #0 | A | Byte #1 | A | ... | Byte #(N-1) | A | PEC | NA | P |

Figure 20-9. Block Read Message With and Without PEC

20.3.2.9 Block Write-Block Read Process Call

The Block Write-Block Read Process Call (Figure 20-10) protocol combines the Block Write and Block Read protocols, removing the stop condition between the two messages. The processing of the Block Read-Block Write Process Call message is similar to the mode of operation for the Process Call message. After acknowledgment of the address and command bytes, the PMBus module generates a data ready interrupt upon detection of 4 data bytes or a repeated start condition. After receiving the repeated start, the firmware is required to load transmit data to send to the master. Bits 7-0 of the initial programming of the PMBTXBUF register must represent the byte count of the block data sent to the master.

| | | | | | | | |
|---------|---------------|-----|---|-------------|----|----------------|---------------|
| S | Slave address | Wr | A | Command | A | Byte count = N | A |
| Byte #0 | A | ••• | A | Byte #(N-1) | A | Sr | Slave address |
| Byte #0 | A | ••• | A | Byte #(N-1) | NA | P | |
| S | Slave address | Wr | A | Command | A | Byte count = N | A |
| Byte #0 | A | ••• | A | Byte #(N-1) | A | Sr | Slave address |
| Byte #0 | A | ••• | A | Byte #(N-1) | A | PEC | NA |
| | | | | | | P | |

Figure 20-10. Block Write-Block Read Process Call Message With and Without PEC

20.3.2.10 Alert Response

The Alert Response Message (Figure 20-11) is utilized when the master detects an alert condition from a slave on the PMBus. In automatic address acknowledge mode, upon detection of the Alert Response Address, the PMBus module provides an acknowledgment to the master and sends the programmed slave address within the PMBSC register. The module only responds to the message if the Alert En bit within PMBCTRL register has been previously set. After receiving the Alert Response message, the module clears the alert condition and the enable bit within the PMBCTRL register.

In manual address acknowledge mode, the firmware must read the received address from the PMBRXBUF register and transmit the desired slave address back to the master. The PMBCTRL register must be reprogrammed to disable the Alert En bit used to initiate the Alert Response message from the master.

| | | | | | | |
|---|---------------------|----|---|---------------|----|---|
| S | Alert response addr | Rd | A | Slave address | NA | P |
|---|---------------------|----|---|---------------|----|---|

Figure 20-11. Alert Response Message

20.3.2.11 Extended Command

The PMBus module provides support for extended commands that allow for an extra 256 command codes. Both command bytes are stored in the PMBRXBUF register along with the data bytes. In recognizing the extended command messages, the Repeated Start bit and the Rd Byte Count Bits within the PMBSTS register are utilized. For Extended Command Write Byte and Write Word messages (Figure 20-12), the two command bytes are stored in bits 15-0 of the PMBRXBUF register. The initial command byte must hold the command extension code, representing utilization of the extended command protocol. The Repeated Start bit is also set, received after the retransmission of the device address. The Rd Byte Count equals 3 for an Ext Cmd Write Byte message and 4 for an Ext Cmd Write Word message.

For the Extended Command Read Byte and Read Word messages (Figure 20-13), the module generates a data ready and data request interrupt following reception of the repeated device address. The two command bytes are found in bits 15-0 of the PMBRXBUF register, with the initial command byte matching the command extension code. The firmware is required to load transmit data to complete the message back to the master.







Figure 20-12. Extended Command Write Byte and Write Word Messages With and Without PEC







Figure 20-13. Extended Command Read Byte and Read Word Messages With and Without PEC

20.3.2.12 Group Command

The PMBus module supports the Group Command protocol. The Group Command (Figure 20-14) protocol is used to send commands to more than one device within the same message. When devices on the bus detect the stop condition at the conclusion of the Group Command message, the received commands are executed concurrently. Following address and command acknowledgment, the module provides a data ready interrupt upon detection of 4 data bytes or the transmission of a repeated start on the bus. The firmware must wait for the EOM interrupt before processing the received command, as required by the use of the Group Command message.

For Group Commands, the data ready bit is set as soon as the repeated start is received. The data can then be read into memory. But the data must not be acted upon until the EOM bit is set, which occurs when all of the messages have been received. Other than this delayed EOM, there is no difference for the slave firmware in receiving a Group Command than any other write message.

| | | | | | | | | |
|-----------|---------------|----|---|---------|---|---------|---|-----|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| Sr | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| Sr | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| ... | | | | | | | | |
| Sr | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| A P | | | | | | | | |
| S | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| Sr | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| Sr | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| ... | | | | | | | | |
| Sr | Slave address | Wr | A | Command | A | Byte #0 | A | ... |
| A PEC A P | | | | | | | | |

Figure 20-14. Group Command Message With and Without PEC

20.4 Master Mode Operation

This section describes the configuration and operation of the PMBus module in master mode.

20.4.1 Configuration

First, write a clock divider to the PMBCTRL register CLKDIV field to produce a bit clock frequency of less than 10MHz. To activate master mode, set the MASTER_EN bit and clear the SLAVE_EN bit in the PMBCTRL register. For each transaction, set up the PMBMC register. The following options are configurable:

- Slave address (SLAVE_ADDR): Sets the slave address for the next transaction.
- PEC enable (PEC_ENA): If Packet Error Checking (PEC) is used on the bus, set this bit.
- Extended command code enable (EXT_CMD): When set, uses two bytes for commands.
- Command code enable (CMD_ENA): When set, sends a command byte at the start of the transaction.
- Byte count (BYTE_COUNT): Determines the number of data bytes to transfer. This does not include the block length byte, which is generated automatically when needed.
- Special command enables (GRP_CMD and PRC_CALL): Enables special behavior for group commands and process calls.

Writing to the PMBMC register starts a transfer.

Manual acknowledgment of received data is not needed.

20.4.2 Message Handling

This section describes the behavior and required configuration for each command type.

20.4.2.1 Quick Command

Quick commands ([Figure 20-15](#)) are initiated in master mode by simply programming the desired slave device address into the PMBMC. The byte count within the PMBMC register is configured to 0 bytes by writing all zeros to bits 15-8. Upon transmission of the device address, the PMBus module monitors the slave acknowledgment of the address. If the address is not acknowledged, the NACK bit within the status register is enabled and the PMBus module automatically sends a stop condition on the bus to terminate the message. If the address is acknowledged, a data request is issued to the processor. The firmware writes a zero to the PMBACK to terminate the message, forcing the PMBus modules to write a stop condition onto the bus.



Figure 20-15. Quick Command Message

20.4.2.2 Send Byte

A Send Byte message (Figure 20-16) consists of the device address, a single data byte, and an optional PEC byte. To initiate a Send Byte message, the data byte to be transmitted to the slave is loaded into bits 7-0 of the PMBTXBUF register. The PMBMC register is configured with the device address. To transmit a PEC byte with the message, the PEC_EN bit within the PMBMC register is asserted high when the address is programmed.

After programming the PMBMC register, the PMBus module transmits the Send Byte message. The firmware can wait for an End of Message interrupt from the PMBus module. Upon receipt of the EOM interrupt, the PMBSTS register is read to verify the slave properly acknowledged the transmitted data.




Figure 20-16. Send Byte Message With and Without PEC

20.4.2.3 Receive Byte

A Receive Byte message (Figure 20-17) consists of the device address, a single data byte, and an optional PEC byte. Data is being read from the slave in a Receive Byte message. To initiate a Receive Byte message, the firmware programs the device address, the R/W bit and the optional PEC_EN into the PMBMC register. The R/W bit is enabled high to indicate a read message type (data transmitted from slave to master).

After programming the PMBMC register, the PMBus module transmits the Receive Byte message. The firmware can wait for an End of Message interrupt from the PMBus module to verify the accuracy of the message transmission. Upon receipt of the EOM interrupt, the PMBSTS register is read to verify proper slave acknowledgment of the device address and to determine if any data is available for reading in the PMBRXBUF register. If PEC_EN was asserted in the PMBMC register, the PEC_VALID bit in the PMBSTS register is also checked to make sure a proper PEC byte was received from the slave with the received data.



Figure 20-17. Receive Byte Message With and Without PEC

20.4.2.4 Write Byte and Write Word

The Write Byte and Write Word messages (Figure 20-18) consist of a device address, a command byte, transmitted data bytes, and an optional PEC byte. Write Byte messages include a single byte, while the Write Word messages support transmission of 2 bytes to the corresponding slave module. Similar to the Send Byte protocol, the PMBMC register is configured to send 1 or 2 bytes, the CMD_EN bit is set to enable command byte transmission and the optional PEC_EN bit is set.

With the command byte transmission enabled, the format of the PMBTXBUF register differs from the Send Byte protocol. In bits 7-0, the firmware must program the command byte to be sent to the slave. The data bytes are programmed into bits 15-8 and bits 23-16.

After programming the PMBMC register, the PMBus module transmits the Write Byte/Word message. The firmware can wait for an End of Message interrupt from the module to verify the accuracy of the message transmission. The PMBSTS register indicates if the slave acknowledged the message properly.

| | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | P |
|---|---------------|----|---|---------|---|---------|---|---|

| | | | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|-----|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | PEC | A | P |
|---|---------------|----|---|---------|---|---------|---|-----|---|---|

| | | | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|---------|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | Byte #1 | A | P |
|---|---------------|----|---|---------|---|---------|---|---------|---|---|

| | | | | | | | | | | | | |
|---|---------------|----|---|---------|---|---------|---|---------|---|-----|---|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | Byte #1 | A | PEC | A | P |
|---|---------------|----|---|---------|---|---------|---|---------|---|-----|---|---|

Figure 20-18. Write Byte and Write Word Messages With and Without PEC

20.4.2.5 Read Byte and Read Word

The Read Byte and Read Word messages (Figure 20-19) consist of a device address, a command byte, received data bytes from a slave, and an optional PEC byte. Read Byte messages include a single byte, while the Read Word message protocol supports receipt of 2 bytes from the slave. Similar to the Receive Byte Protocol, the PMBMC register is configured to receive 1 or 2 bytes, the CMD_EN bit is set and the PEC_EN is configured to expect or not expect a PEC byte appended to the message. The PMBus module automatically terminates the message after the expected number of bytes is received from the slave or if the slave does not properly acknowledge any portion of the message.

In addition to programming the PMBMC register, the firmware is expected to load the command byte into bits 7-0 of the PMBTXBUF register. Any data received from the slave is found in the PMBRXBUF register.




Figure 20-19. Read Byte and Read Word Messages With and Without PEC

20.4.2.6 Process Call

The Process Call ([Figure 20-20](#)) protocol consists of a Write Word message, followed by a Read Word message, without a stop condition between the two messages. A PEC byte can be appended to the read data from the slave as an option to the message protocol. The PMBMC register includes a PRC_CALL bit, which enables the transmission of a Process Call message onto the PMBus. The PMBus module automatically generates a repeated start condition and initiates the Read Word portion of the message when the process call bit is enabled.

To complete the Write Word portion of the Process Call, the PMBTXBUF register is loaded with the command byte in bits 7-0 and the data bytes are loaded into bits 23-8 of the register.

After programming the PMBMC register, the PMBus module transmits the Process Call Message. The firmware can wait for an End of Message interrupt from the module to determine the validity of the message. Upon the receipt of the EOM, the PMBSTS register can indicate the receipt of 2 bytes from the Read Word portion of the Process Call message and the status of the slave acknowledgment of the transmit data. If PEC processing is enabled, the PEC_VAL bit within the PMBSTS register indicates the accuracy of the PEC byte received from the slave during the Read Word part of the message.

The PRC_CALL bit within the PMBMC register must be disabled for the next non-Process Call message. Note that any write to the PMBMC register initiates a message, so reconfiguration of the master is not recommended until the firmware requires a new message to be transmitted.

| | | | | | | | | | |
|----|---------------|----|---|---------|---|---------|----|---------|---|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | Byte #1 | A |
| Sr | Slave address | Rd | A | Byte #0 | A | Byte #1 | NA | P | |

| | | | | | | | | | |
|----|---------------|----|---|---------|---|---------|---|---------|----|
| S | Slave address | Wr | A | Command | A | Byte #0 | A | Byte #1 | A |
| Sr | Slave address | Rd | A | Byte #0 | A | Byte #1 | A | PEC | NA |

Figure 20-20. Process Call Message With and Without PEC

20.4.2.7 Block Write

The Block Write ([Figure 20-21](#)) protocol is similar to a Write Word in structure, with the exception of transmission of more than 2 data bytes in the message. Additionally, the first data byte following the command byte specifies the length of the block of data bytes. As with a majority of the message protocols, the PEC byte can be appended to the end of the write data to the slave.

To initiate a Block Write message on the bus, the PMBMC register is programmed with the block length in the Byte Count bits. The block length is the number of data bytes, excluding the command byte and the first data byte that contains the block length. The PMBus module automatically inserts the block length into the message, if the number of data bytes specified by the firmware exceeds 2. The initial write data is loaded into the PMBTXBUF register. With bits 7-0 representing the command byte, the remaining 3 bytes represent the first 3 data bytes following the block length.

Following programming of the PMBMC register, the Block Write message is transmitted. If the block length exceeds 3 bytes, the PMBus module provides a data request interrupt, indicating the need for additional data bytes in the PMBTXBUF register. The PMBus module assumes that if more than 4 bytes are needed to complete the message, the firmware utilizes all 4 bytes when programming the PMBTXBUF register. If less than 4 bytes are needed to finish the Block Write message, the firmware only needs to program the appropriate bits of the PMBTXBUF register.

Upon completion of the message, the PMBus module issues an EOM interrupt. The PMBSTS register can be checked to verify the slave accepted the block of write data.




Figure 20-21. Block Write Message With and Without PEC

20.4.2.8 Block Read

The Block Read ([Figure 20-22](#)) protocol is similar to a Read Word in structure, with the exception that there are more than 2 data bytes received from the slave. The first data byte transmitted by the slave represents the block length of the data being written by the slave. If PEC processing is enabled, the slave appends a PEC byte to the end of the message.

To initiate a Block Read message on the PMBus, the PMBMC register is programmed with the block length in the Byte Count bits. This count excludes the command byte, any slave address and the block length bytes in the message. The command byte to be transmitted to the slave is written into bits 7-0 of the PMBTXBUF register prior to the programming of the PMBMC register.

After configuring the PMBMC register, the Block Read message is transmitted. The module interrupts the firmware upon receipt of 4 data bytes from the slave. If the block length is 3, the EOM interrupt is received concurrently with the data ready interrupt. Otherwise, only a data ready interrupt is asserted, indicating 4 bytes are ready for reading by the firmware. At the end of the message, less than 4 bytes can be stored in the PMBRXBUF register. The RX Byte Count bits in the PMBSTS register indicate the number of bytes available in the final data transfer. The firmware can verify the received PEC upon detection of the End of Message interrupt.




Figure 20-22. Block Read Message With and Without PEC

20.4.2.9 Block Write-Block Read Process Call

The Block Write-Block Read Process Call (Figure 20-23) protocol combines the Block Write and Block Read protocols, removing the stop condition between the two messages. The operation of the master is similar to a Block Write operation. Loading the block length into the byte count bits of the PMBMC register provides the length of the Block Write portion of the message. In addition, the PRC_CALL bit within the PMBMC register must be enabled. Upon completion of the Block Write part of the message, the PMBus module automatically issues a Repeated Start condition on the PMBus and starts transmission of the Block Read portion of the message. Operation of the PMBus module after the Repeated Start condition is the same as a simple Block Read Message.

| | | | | | | | |
|---------|---------------|-----|---|-------------|----|----------------|---------------|
| S | Slave address | Wr | A | Command | A | Byte count = N | A |
| Byte #0 | A | ••• | A | Byte #(N-1) | A | Sr | Slave address |
| Byte #0 | A | ••• | A | Byte #(N-1) | NA | P | |
| S | Slave address | Wr | A | Command | A | Byte count = N | A |
| Byte #0 | A | ••• | A | Byte #(N-1) | A | Sr | Slave address |
| Byte #0 | A | ••• | A | Byte #(N-1) | A | PEC | NA |

Figure 20-23. Block Write-Block Read Process Call Message With and Without PEC

20.4.2.10 Alert Response

The Alert Response Message (Figure 20-24) is utilized when the master detects an alert condition from a slave. In master mode, the Alert Response Message is simply a Receive Byte message with PEC disabled and the slave address set to 0xC (Alert Response address). The PMBus module detects the alert condition on an input and interrupts the firmware indicating the assertion of an alert condition (slave desires to communicate with the master). Programming the PMBMC register with the Alert Response address initiates the Alert Response message and provides the device address of the slave requesting service. The device address is found in the PMBRXBUF register following receipt of the EOM interrupt.

| | | | | | | |
|---|---------------------|----|---|---------------|----|---|
| S | Alert response addr | Rd | A | Slave address | NA | P |
|---|---------------------|----|---|---------------|----|---|

Figure 20-24. Alert Response Message

20.4.2.11 Extended Command

The PMBus module provides support for extended commands which allow for an extra 256 command codes. By asserting the EXT_CMD bit within the PMBMC register, two command bytes are transmitted on the message protocol. Extended commands can be added to the Write Byte and Write Word ([Figure 20-25](#)) and the Read Byte and Read Word ([Figure 20-26](#)) protocols. Operation of the PMBus module in extended command mode is similar to these formats. In programming the write data or first part of the read message, the second command byte is loaded into bits 15-8 of the PMBTXBUF register with the remaining data bytes. The remaining operation of the module is identical to the previous protocols, except for the inclusion of a Repeated Start condition and slave address in the write messages. No support is required by firmware for these additional bytes in the write messages. The module interprets the EXT_CMD bit and makes the appropriate format changes.




Figure 20-25. Extended Command Write Byte and Write Word Messages With and Without PEC







Figure 20-26. Extended Command Read Byte and Read Word Messages With and Without PEC

20.4.2.12 Group Command

The Group Command (Figure 20-27) protocol is used to send commands to more than one device within the same message. When devices on the bus detect the stop condition at the conclusion of the Group Command message, the received commands are executed concurrently. To initiate a Group Command, the GRP_CMD bit within the PMBMC register must be set when programming the slave address for the first device in the message. The rest of the message is processed as a write byte/word message. At the conclusion of the first part of the Group Command message, the firmware programs the next device address in the PMBMC register. The PMBus module sends a repeated start on the bus and begins the next part of the message. When programming the last device address of the Group Command message, the firmware must disable the GRP_CMD bit when programming the PMBMC register.




Figure 20-27. Group Command Message With and Without PEC

20.5 PMBus Registers

This section describes the Power-Management Bus module Registers.

20.5.1 PMBUS Base Address Table

Table 20-1. PMBUS Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|------------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| PmbusaRegs | PMBUS_REGS | PMBUSA_BASE | 0x0000_6400 | YES |

20.5.2 PMBUS_REGS Registers

Table 20-2 lists the memory-mapped registers for the PMBUS_REGS registers. All register offset addresses not listed in **Table 20-2** should be considered as reserved locations and the register contents should not be modified.

Table 20-2. PMBUS_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|------------------|---|------------------|---------|
| 0h | PMBMC | PMBUS Master Mode Control Register | EALLOW | Go |
| 2h | PMBTXBUF | PMBUS Transmit Buffer | | Go |
| 4h | PMBRXBUF | PMBUS Receive buffer | | Go |
| 6h | PMBACK | PMBUS Acknowledge Register | | Go |
| 8h | PMBSTS | PMBUS Status Register | | Go |
| Ah | PMBINTM | PMBUS Interrupt Mask Register | EALLOW | Go |
| Ch | PMBSC | PMBUS Slave Mode Configuration Register | EALLOW | Go |
| Eh | PMBHSA | PMBUS Hold Slave Address Register | | Go |
| 10h | PMBCTRL | PMBUS Control Register | EALLOW | Go |
| 12h | PMBTIMCTL | PMBUS Timing Control Register | EALLOW | Go |
| 14h | PMBTIMCLK | PMBUS Clock Timing Register | EALLOW | Go |
| 16h | PMBTIMSTSETUP | PMBUS Start Setup Time Register | EALLOW | Go |
| 18h | PMBTIMBIDLE | PMBUS Bus Idle Time Register | EALLOW | Go |
| 1Ah | PMBTIMLOWTIMOUT | PMBUS Clock Low Timeout Value Register | EALLOW | Go |
| 1Ch | PMBTIMHIGHTIMOUT | PMBUS Clock High Timeout Value Register | EALLOW | Go |

Complex bit access types are encoded to fit into small table cells. **Table 20-3** shows the codes that are used for access types in this section.

Table 20-3. PMBUS_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|--------|--|
| Read Type | | |
| R | R | Read |
| RC | R C | Read to Clear |
| Write Type | | |
| W | W | Write |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

20.5.2.1 PMBMC Register (Offset = 0h) [Reset = 00000000h]

PMBMC is shown in [Figure 20-28](#) and described in [Table 20-4](#).

Return to the [Summary Table](#).

PMBUS Master Mode Control Register

Figure 20-28. PMBMC Register

| | | | | | | | |
|------------|----|----|----------|---------|---------|---------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | PRC_CALL | GRP_CMD | PEC_ENA | EXT_CMD | CMD_ENA |
| R-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| BYTE_COUNT | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SLAVE_ADDR | | | | | | | RW |
| R/W-0h | | | | | | | |

Table 20-4. PMBMC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 31-21 | RESERVED | R | 0h | Reserved |
| 20 | PRC_CALL | R/W | 0h | 0 = Default state for all messages besides Process Call message 1 = Enables transmission of Process Call message Reset type: SYSRSn |
| 19 | GRP_CMD | R/W | 0h | 0 = Default state for all messages besides Group Command message 1 = Enables transmission of Group Command message Reset type: SYSRSn |
| 18 | PEC_ENA | R/W | 0h | 0 = Disables PEC processing 1 = Enables PEC byte transmission/reception Reset type: SYSRSn |
| 17 | EXT_CMD | R/W | 0h | 0 = Use 1 byte for Command Code 1 = Use 2 bytes for Command Code Reset type: SYSRSn |
| 16 | CMD_ENA | R/W | 0h | 0 = Disables use of command code on Master initiated messages (1 = Enables use of command code on Master initiated messages Reset type: SYSRSn |
| 15-8 | BYTE_COUNT | R/W | 0h | Indicates number of data bytes transmitted in current message. Byte count does not include any device addresses, command words or block lengths in block messages. In block messages, the PMBus Interface automatically inserts the block length into the message based on the byte count setting. The firmware only needs to load the address, command words and data to be transmitted. PMBus Interface supports byte writes up to 255 bytes. Reset type: SYSRSn |
| 7-1 | SLAVE_ADDR | R/W | 0h | Specifies the address of the slave to which the current message is directed towards. Reset type: SYSRSn |

Table 20-4. PMBMC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | RW | R/W | 0h | 0 = Message is a write transaction (data from Master to Slave) 1 = Message is a read transaction (data from Slave to Master) Reset type: SYSRSn |

20.5.2.2 PMBTXBUF Register (Offset = 2h) [Reset = 00000000h]

PMBTXBUF is shown in [Figure 20-29](#) and described in [Table 20-5](#).

Return to the [Summary Table](#).

PMBUS Transmit Buffer

Figure 20-29. PMBTXBUF Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXDATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 20-5. PMBTXBUF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | TXDATA | R/W | 0h | Bits 31-24: BYTE3 - Last data byte transmitted from Transmit Data Buffer Bits 23-16: BYTE2 - Third data byte transmitted from Transmit Data Buffer Bits 15-8: BYTE1 - Second data byte transmitted from Transmit Data Buffer Bits 7-0: BYTE0 - First data byte transmitted from Transmit Data Buffer Reset type: SYSRSn |

20.5.2.3 PMBRXBUF Register (Offset = 4h) [Reset = 00000000h]

PMBRXBUF is shown in [Figure 20-30](#) and described in [Table 20-6](#).

[Return to the Summary Table.](#)

PMBUS Receive buffer

Figure 20-30. PMBRXBUF Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXDATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 20-6. PMBRXBUF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------|------|-------|---|
| 31-0 | RXDATA | R | 0h | Bits 31-24: BYTE3 - Last data byte received in Receive Data Buffer Bits 23-16: BYTE2 - Third data byte received in Receive Data Buffer Bits 15-8: BYTE1 - Second data byte received in Receive Data Buffer Bits 7-0: BYTE0 - First data byte received in Receive Data Buffer Reset type: SYSRSn |

20.5.2.4 PMBACK Register (Offset = 6h) [Reset = 00000000h]

PMBACK is shown in [Figure 20-31](#) and described in [Table 20-7](#).

Return to the [Summary Table](#).

PMBUS Acknowledge Register

Figure 20-31. PMBACK Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | ACK |
| R-0h | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | |

Table 20-7. PMBACK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | ACK | R/W | 0h | 0 = NACK received data 1 = Acknowledge received data, bit clears upon issue of ACK on PMBus Reset type: SYSRSn |

20.5.2.5 PMBSTS Register (Offset = 8h) [Reset = 00340000h]

PMBSTS is shown in [Figure 20-32](#) and described in [Table 20-8](#).

Return to the [Summary Table](#).

PMBUS Status Register

Figure 20-32. PMBSTS Register

| | | | | | | | |
|-----------|----------|----------|--------------|-----------------|------------------|-------------------|------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | SCL_RAW | SDA_RAW | CONTROL_RA W | ALERT_RAW | CONTROL_ED GE | ALERT_EDGE GE |
| R-0h | | R-1h | R-1h | R-0h | R-1h | RC-0h | RC-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MASTER | LOST_ARB | BUS_FREE | UNIT_BUSY | RPT_START | SLAVE_ADDR_READY | CLK_HIGH_DETECTED | CLK_LOW_TIM_EOUT |
| RC-0h | RC-0h | RC-0h | RC-0h | RC-0h | RC-0h | RC-0h | RC-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PEC_VALID | NACK | EOM | DATA_REQUEST | DATA_READY | RD_BYTE_COUNT | | |
| RC-0h | RC-0h | RC-0h | RC-0h | RC-0h | RC-0h | | |

Table 20-8. PMBSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|--|
| 31-22 | RESERVED | R | 0h | Reserved |
| 21 | SCL_RAW | R | 1h | 0 = PMBus clock pin observed at logic level low 1 = PMBus clock pin observed at logic level high Reset type: SYSRSn |
| 20 | SDA_RAW | R | 1h | 0 = PMBus data pin observed at logic level low 1 = PMBus data pin observed at logic level high Reset type: SYSRSn |
| 19 | CONTROL_RAW | R | 0h | 0 = Control pin observed at logic level low 1 = Control pin observed at logic level high Reset type: SYSRSn |
| 18 | ALERT_RAW | R | 1h | 0 = Alert pin observed at logic level low 1 = Alert pin observed at logic level high Reset type: SYSRSn |
| 17 | CONTROL_EDGE | RC | 0h | 0 = Control pin has not transitioned 1 = Control pin has been asserted by another device on PMBus Reset type: SYSRSn |
| 16 | ALERT_EDGE | RC | 0h | 0 = Alert pin has not transitioned 1 = Alert pin has been asserted by another device on PMBus Reset type: SYSRSn |
| 15 | MASTER | RC | 0h | 0 = PMBus Interface in Slave Mode or Idle Mode 1 = PMBus Interface in Master Mode Reset type: SYSRSn |
| 14 | LOST_ARB | RC | 0h | 0 = Master has attained control of PMBus 1 = Master has lost arbitration and control of PMBus Reset type: SYSRSn |

Table 20-8. PMBSTS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-------------------|-------------|--------------|--|
| 13 | BUS_FREE | RC | 0h | 0 = PMBus processing current message 1 = PMBus available for new message Reset type: SYSRSn |
| 12 | UNIT_BUSY | RC | 0h | 0 = PMBus Interface is idle, ready to transmit/receive message 1 = PMBus Interface is busy, processing current message Reset type: SYSRSn |
| 11 | RPT_START | RC | 0h | 0 = No Repeated Start received by interface 1 = Repeated Start condition received by interface Reset type: SYSRSn |
| 10 | SLAVE_ADDR_READY | RC | 0h | 0 = Indicates no slave address is available for reading 1 = Slave address ready to be read from Receive Data Register (Bits 6:0) Reset type: SYSRSn |
| 9 | CLK_HIGH_DETECTED | RC | 0h | 0 = No Clock High condition detected 1 = Clock High exceeded 50us during message Reset type: SYSRSn |
| 8 | CLK_LOW_TIMEOUT | RC | 0h | 0 = No clock low timeout detected 1 = Clock low timeout detected, clock held low for greater than 35ms Reset type: SYSRSn |
| 7 | PEC_VALID | RC | 0h | 0 = Received PEC not valid (if EOM is asserted) 1 = Received PEC is valid Note: PEC_VALID status is don't care during the message. This will have a valid value only after EOM. Reset type: SYSRSn |
| 6 | NACK | RC | 0h | 0 = Data transmitted has been accepted by receiver 1 = Receiver has not accepted transmitted data Reset type: SYSRSn |
| 5 | EOM | RC | 0h | 0 = Message still in progress or PMBus in idle state. 1 = End of current message detected Reset type: SYSRSn |
| 4 | DATA_REQUEST | RC | 0h | 0 = No data needed by PMBus Interface 1 = PMBus Interface request additional data. PMBus clock stretching enabled to stall bus Reset type: SYSRSn |
| 3 | DATA_READY | RC | 0h | 0 = No data available for reading by processor 1 = PMBus Interface read buffer full, firmware required to read data prior to further bus activity. PMBus clock stretching enabled to stall bus until data is read by firmware. Reset type: SYSRSn |
| 2-0 | RD_BYTE_COUNT | RC | 0h | 0 = No received data 1 = 1 byte received. Data located in Receive Data Register, Bits 7-0 2 = 2 bytes received. Data located in Receive Data Register, Bits 15-0 3 = 3 bytes received. Data located in Receive Data Register, Bits 23-0 4 = 4 bytes received. Data located in Receive Data Register, Bits 31-0 Reset type: SYSRSn |

20.5.2.6 PMBINTM Register (Offset = Ah) [Reset = 000003FFh]

PMBINTM is shown in [Figure 20-33](#) and described in [Table 20-9](#).

Return to the [Summary Table](#).

PMBUS Interrupt Mask Register

Figure 20-33. PMBINTM Register

| | | | | | | | |
|----------|--------|--------|------------------|--------------|------------|-----------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | CLK_HIGH_DETECT | LOST_ARB |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CONTROL | ALERT | EOM | SLAVE_ADDR_READY | DATA_REQUEST | DATA_READY | BUS_LOW_TIMEOUT | BUS_FREE |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |

Table 20-9. PMBINTM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------------|------|-------|--|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9 | CLK_HIGH_DETECT | R/W | 1h | 0 = Generates interrupt if clock high exceeds 50us during message 1 = Disables interrupt generation for Clock High detection Reset type: SYSRSn |
| 8 | LOST_ARB | R/W | 1h | 0 = Generates interrupt upon assertion of Lost Arbitration flag 1 = Disables interrupt generation upon assertion of Lost Arbitration flag Reset type: SYSRSn |
| 7 | CONTROL | R/W | 1h | 0 = Generates interrupt upon assertion of Control flag 1 = Disables interrupt generation upon assertion of Control flag Reset type: SYSRSn |
| 6 | ALERT | R/W | 1h | 0 = Generates interrupt upon assertion of Alert flag 1 = Disables interrupt generation upon assertion of Alert flag Reset type: SYSRSn |
| 5 | EOM | R/W | 1h | 0 = Generates interrupt upon assertion of End of Message flag 1 = Disables interrupt generation upon assertion of End of Message flag Reset type: SYSRSn |
| 4 | SLAVE_ADDR_READY | R/W | 1h | 0 = Generates interrupt upon assertion of Slave Address Ready flag 1 = Disables interrupt generation upon assertion of Slave Address Ready flag Reset type: SYSRSn |
| 3 | DATA_REQUEST | R/W | 1h | 0 = Generates interrupt upon assertion of Data Request flag 1 = Disables interrupt generation upon assertion of Data Request flag Reset type: SYSRSn |
| 2 | DATA_READY | R/W | 1h | 0 = Generates interrupt upon assertion of Data Ready flag 1 = Disables interrupt generation upon assertion of Data Ready flag Reset type: SYSRSn |

Table 20-9. PMBINTM Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-----------------|-------------|--------------|--|
| 1 | BUS_LOW_TIMEOUT | R/W | 1h | 0 = Generates interrupt upon assertion of Clock Low Timeout flag 1 = Disables interrupt generation upon assertion of Clock Low Timeout flag Reset type: SYSRSn |
| 0 | BUS_FREE | R/W | 1h | 0 = Generates interrupt upon assertion of Bus Free flag 1 = Disables interrupt generation upon assertion of Bus Free flag Reset type: SYSRSn |

20.5.2.7 PMBSC Register (Offset = Ch) [Reset = 00607F7Ch]

PMBSC is shown in [Figure 20-34](#) and described in [Table 20-10](#).

Return to the [Summary Table](#).

PMBUS Slave Mode Configuration Register

Figure 20-34. PMBSC Register

| | | | | | | | |
|-------------------|-----------------|------------|--------|----|----------|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RX_BYTE_ACK_CNT | MAN_CMD | TX_PEC | | TX_COUNT | | |
| R-0h | R/W-3h | R/W-0h | R/W-0h | | R/W-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PEC_ENA | | SLAVE_MASK | | | | | |
| R/W-0h | | R/W-7Fh | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MAN_SLAVE_A CK | | SLAVE_ADDR | | | | | |
| R/W-0h | | R/W-7Ch | | | | | |

Table 20-10. PMBSC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------------|------|-------|--|
| 31-23 | RESERVED | R | 0h | Reserved |
| 22-21 | RX_BYTE_ACK_CNT | R/W | 3h | Configures number of data bytes to automatically acknowledge when receiving data in slave mode. 00 = 1 byte received by slave. Firmware is required to manually acknowledge every received byte. 01 = 2 bytes received by slave. Hardware automatically acknowledges the first received byte. Firmware is required to manually acknowledge after the second received byte. 10 = 3 bytes received by slave. Hardware automatically acknowledges the first 2 received bytes. Firmware is required to manually acknowledge after the third received byte. 11 = 4 bytes received by slave. Hardware automatically acknowledges the first 3 received bytes. Firmware is required to manually acknowledge after the fourth received byte Reset type: SYSRSn |
| 20 | MAN_CMD | R/W | 0h | 0 = Slave automatically acknowledges received command code 1 = Data Request flag generated after receipt of command code, firmware required to issue ACK to continue message Reset type: SYSRSn |
| 19 | TX_PEC | R/W | 0h | Asserted when the slave needs to send a PEC byte at end of message. PMBus Interface will transmit the calculated PEC byte after transmitting the number of data bytes indicated by TX Byte Cnt(Bits 18:16). Reset type: SYSRSn |

Table 20-10. PMBSC Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|--|
| 18-16 | TX_COUNT | R/W | 0h | 0 = No bytes valid 1 = One byte valid, Byte #0 (Bits 7:0 of Transmit Data Register) 2 = Two bytes valid, Bytes #0 and #1 (Bits 15:0 of Transmit Data Register) 3 = Three bytes valid, Bytes #0-2 (Bits 23:0 of Transmit Data Register) 4 = Four bytes valid, Bytes #0-3 (Bits 31:0 of Transmit Data Register) Reset type: SYSRSn |
| 15 | PEC_ENA | R/W | 0h | 0 = PEC processing disabled 1 = PEC processing enabled Reset type: SYSRSn |
| 14-8 | SLAVE_MASK | R/W | 7Fh | Used in address detection, the slave mask enables acknowledgement of multiple device addresses by the slave. Writing a '0' to a bit within the slave mask enables the corresponding bit in the slave address to be either '1' or '0' and still allow for a match. Writing a '0' to all bits in the mask enables the PMBus Interface to acknowledge any device address. Upon power-up, the slave mask defaults to 7Fh, indicating the slave will only acknowledge the address programmed into the Slave Address (Bits 6-0). Reset type: SYSRSn |
| 7 | MAN_SLAVE_ACK | R/W | 0h | 0 = Slave automatically acknowledges device address specified in SLAVE_ADDR, Bits 6:0 1 = Enables the Manual Slave Address Acknowledgement Mode. Firmware is required to read received address and acknowledge on every message Note: When bit 31 (I2C_mode) of PMBCTRL register is set it is recommended to use manual acknowledging of slave address only (MAN_SLAVE_ACK =1). Reset type: SYSRSn |
| 6-0 | SLAVE_ADDR | R/W | 7Ch | Configures the current device address of the slave. Used in automatic slave address acknowledge mode (default mode). The PMBus Interface will compare the received device address with the value stored in the Slave Address bits and the mask configured in the Slave Mask bits. If matching, the slave will acknowledge the device address. Reset type: SYSRSn |

20.5.2.8 PMBHSA Register (Offset = Eh) [Reset = 00000000h]

PMBHSA is shown in [Figure 20-35](#) and described in [Table 20-11](#).

Return to the [Summary Table](#).

PMBUS Hold Slave Address Register

Figure 20-35. PMBHSA Register

| | | | | | | | |
|------------|----|----|----|----|----|----|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SLAVE_ADDR | | | | | | | SLAVE_RW |
| R-0h | | | | | | | |

Table 20-11. PMBHSA Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7-1 | SLAVE_ADDR | R | 0h | Stored device address acknowledged by the slave Reset type: SYSRSn |
| 0 | SLAVE_RW | R | 0h | Stored R/W bit from address acknowledged by the slave 0 = Write Access 1 = Read Access Reset type: SYSRSn |

20.5.2.9 PMBCTRL Register (Offset = 10h) [Reset = 00200000h]

PMBCTRL is shown in [Figure 20-36](#) and described in [Table 20-12](#).

Return to the [Summary Table](#).

PMBUS Control Register

Figure 20-36. PMBCTRL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------|------------|---------------|------------|-----------|-----------------|-----------|-----------|
| I2CMODE | RESERVED | | | | CLKDIV | | |
| R/W-0h | R-0h | | | | R/W-0h | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CLKDIV | MASTER_EN | SLAVE_EN | CLK_LO_DIS | RESERVED | RESERVED | SCL_DIR | SCL_VALUE |
| R/W-0h | R/W-0h | R/W-1h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SCL_MODE | SDA_DIR | SDA_VALUE | SDA_MODE | CNTL_DIR | CNTL_VALUE | CNTL_MODE | ALERT_DIR |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ALERT_VALUE | ALERT_MODE | CNTL_INT_EDGE | RESERVED | FAST_MODE | BUS_LO_INT_EDGE | ALERT_EN | RESET |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 20-12. PMBCTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 31 | I2CMODE | R/W | 0h | 0 = PMBus mode 1 = I2C mode Reset type: SYSRSn |
| 30-28 | RESERVED | R | 0h | Reserved |
| 27-23 | CLKDIV | R/W | 0h | The clock to the PMBus transmit/receive FSMs (FSM_CLK) is divided version of the SYSCLK clock. Frequency(FSM_CLK) = Frequency(SYSCLK)/(CLKDIV+1) Note: FSM_CLK should be less than (or) equal to 10MHz. Reset type: SYSRSn |
| 22 | MASTER_EN | R/W | 0h | 0 = Disables PMBus Master capability 1 = Enables PMBus Master capability Reset type: SYSRSn |
| 21 | SLAVE_EN | R/W | 1h | 0 = Disables PMBus Slave capability 1 = Enables PMBus Slave capability Reset type: SYSRSn |
| 20 | CLK_LO_DIS | R/W | 0h | 0 = Clock Low Timeout Enabled 1 = Clock Low Timeout Disabled Reset type: SYSRSn |
| 19 | RESERVED | R/W | 0h | Reserved |
| 18 | RESERVED | R/W | 0h | Reserved |
| 17 | SCL_DIR | R/W | 0h | 0 = PMBus clock pin configured as output 1 = PMBus clock pin configured as input Reset type: SYSRSn |
| 16 | SCL_VALUE | R/W | 0h | 0 = PMBus clock pin driven low in GPIO Mode 1 = PMBus clock pin driven high in GPIO Mode Reset type: SYSRSn |
| 15 | SCL_MODE | R/W | 0h | 0 = PMBus clock pin configured in functional mode 1 = PMBus clock pin configured as GPIO Reset type: SYSRSn |

Table 20-12. PMBCTRL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-----------------|------|-------|--|
| 14 | SDA_DIR | R/W | 0h | 0 = PMBus data pin configured as output 1 = PMBus data pin configured as input Reset type: SYSRSn |
| 13 | SDA_VALUE | R/W | 0h | 0 = PMBus data pin driven low in GPIO Mode 1 = PMBus data pin driven high in GPIO Mode Reset type: SYSRSn |
| 12 | SDA_MODE | R/W | 0h | 0 = PMBus data pin driven low in GPIO Mode 1 = PMBus data pin driven high in GPIO Mode Reset type: SYSRSn |
| 11 | CNTL_DIR | R/W | 0h | 0 = Control pin configured as output 1 = Control pin configured as input Reset type: SYSRSn |
| 10 | CNTL_VALUE | R/W | 0h | 0 = Control pin driven low in GPIO Mode 1 = Control pin driven high in GPIO Mode Reset type: SYSRSn |
| 9 | CNTL_MODE | R/W | 0h | 0 = Control pin configured in functional mode (Default) 1 = Control pin configured as GPIO Reset type: SYSRSn |
| 8 | ALERT_DIR | R/W | 0h | 0 = Alert pin configured as output 1 = Alert pin configured as input Reset type: SYSRSn |
| 7 | ALERT_VALUE | R/W | 0h | 0 = Alert pin driven low in GPIO Mode 1 = Alert pin driven high in GPIO Mode Reset type: SYSRSn |
| 6 | ALERT_MODE | R/W | 0h | 0 = Alert pin configured in functional mode 1 = Aler3 pin configured as GPIO Reset type: SYSRSn |
| 5 | CNTL_INT_EDGE | R/W | 0h | 0 = Interrupt generated on falling edge of Control 1 = Interrupt generated on rising edge of Control Reset type: SYSRSn |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | FAST_MODE | R/W | 0h | 0 = Standard 100 KHz mode enabled 1 = Fast Mode enabled (400KHz operation on PMBus) Reset type: SYSRSn |
| 2 | BUS_LO_INT_EDGE | R/W | 0h | 0 = Interrupt generated on rising edge of clock low timeout 1 = Interrupt generated on falling edge of clock low timeout Reset type: SYSRSn |
| 1 | ALERT_EN | R/W | 0h | 0 = PMBus Alert is not driven by slave, pulled up high on PMBus 1 = PMBus Alert driven low by slave Reset type: SYSRSn |
| 0 | RESET | R/W | 0h | 0 = No reset of internal state machines (Default) 1 = Control state machines are reset to initial states Note: Status register PMBSTS should be explicitly cleared by reading the register after softrest as this will not be cleared by Software Reset. Reset type: SYSRSn |

20.5.2.10 PMBTIMCTL Register (Offset = 12h) [Reset = 00000000h]

PMBTIMCTL is shown in Figure 20-37 and described in Table 20-13.

Return to the [Summary Table](#).

PMBUS Timing Control Register

Figure 20-37. PMBTIMCTL Register

| | | | | | | | |
|----------|----|----|----|----|----|----|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | TIM_OVERRIDE |
| R-0h | | | | | | | R/W-0h |

Table 20-13. PMBTIMCTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | TIM_OVERRIDE | R/W | 0h | 0 PMBUS FSMs uses the default settings of the timing parameters. 1 PMBUS FSMs would use the settings in following registers: * PMBTIMCLK * PMBTIMSTSETUP * PMBTIMBIDLE * PMBTIMLOWTOUT * PMBTIMHIGHTOUT Reset type: SYSRSn |

20.5.2.11 PMBTIMCLK Register (Offset = 14h) [Reset = 0060002Fh]

PMBTIMCLK is shown in [Figure 20-38](#) and described in [Table 20-14](#).

Return to the [Summary Table](#).

PMBUS Clock Timing Register

Figure 20-38. PMBTIMCLK Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----------------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | CLK_FREQ | | | | | |
| R-0h | | | | | | | | | | R/W-60h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | CLK_HIGH_LIMIT | | | | | |
| R-0h | | | | | | | | | | R/W-2Fh | | | | | |

Table 20-14. PMBTIMCLK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------------|------|-------|--|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | CLK_FREQ | R/W | 60h | Defines the number of PMBUS FSM input clock in the PMBUS master clock period. Number of FSM clocks in the one clock period = (CLK_FREQ+4) Reset type: SYSRSn |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | CLK_HIGH_LIMIT | R/W | 2Fh | Defines the number of PMBUS FSM input clock in the PMBUS master clock high pulse. Number of FSM clocks in the one clock high pulse = (CLK_HIGH_LIMIT+3) Reset type: SYSRSn |

20.5.2.12 PMBTIMSTSETUP Register (Offset = 16h) [Reset = 0000002Fh]

PMBTIMSTSETUP is shown in [Figure 20-39](#) and described in [Table 20-15](#).

Return to the [Summary Table](#).

PMBUS Start Setup Time Register

Figure 20-39. PMBTIMSTSETUP Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---------|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | TSU_STA | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | R/W-2Fh | | |

Table 20-15. PMBTIMSTSETUP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7-0 | TSU_STA | R/W | 2Fh | Determines the Setup time between last rise edge of the PMBUS master clock and the next start edge, TSU_STA value defines the setup time in terms of PMBUS FSM clock cycles. Reset type: SYSRSn |

20.5.2.13 PMBTIMBIDLE Register (Offset = 18h) [Reset = 000001F3h]

PMBTIMBIDLE is shown in [Figure 20-40](#) and described in [Table 20-16](#).

Return to the [Summary Table](#).

PMBUS Bus Idle Time Register

Figure 20-40. PMBTIMBIDLE Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | BUSIDLE | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R/W-1F3h | | | | | | | | | | | | | | | | |

Table 20-16. PMBTIMBIDLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9-0 | BUSIDLE | R/W | 1F3h | Determines the duration for which PMBUS clock and Data are 1 , to conclude that the bus is IDLE. BUSIDLE value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn |

20.5.2.14 PMBTIMLOWTIMOUT Register (Offset = 1Ah) [Reset = 0005572Fh]

PMBTIMLOWTIMOUT is shown in Figure 20-41 and described in Table 20-17.

Return to the [Summary Table](#).

PMBUS Clock Low Timeout Value Register

Figure 20-41. PMBTIMLOWTIMOUT Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | CLKLOWTIMOUT | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-0005572Fh | | | | | | | | | | | | | | | |

Table 20-17. PMBTIMLOWTIMOUT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-----------|--|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19-0 | CLKLOWTIMOUT | R/W | 0005572Fh | Determines the duration for which PMBUS clock if low , will result in a clock low timeout condition. CLKLOWTIMOUT value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn |

20.5.2.15 PMBTIMHIGHTIMOUT Register (Offset = 1Ch) [Reset = 000001F3h]

PMBTIMHIGHTIMOUT is shown in Figure 20-42 and described in Table 20-18.

Return to the [Summary Table](#).

PMBUS Clock High Timeout Value Register

Figure 20-42. PMBTIMHIGHTIMOUT Register

| | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|---------------|----|----|----|----|----|----|----|--|--|--|--|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | |
| RESERVED | | | | | | | | CLKHIGHTIMOUT | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-1F3h | | | | | | | | | | | | | | | | | | | | | | | |

Table 20-18. PMBTIMHIGHTIMOUT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|---|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9-0 | CLKHIGHTIMOUT | R/W | 1F3h | Determines the duration for which PMBUS clock if high , will result in a clock high timeout condition. CLKHIGHTIMOUT value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn |

20.5.3 PMBUS Registers to Driverlib Functions

Table 20-19. PMBUS Registers to Driverlib Functions

| File | Driverlib Function |
|-----------------|-----------------------------|
| PMBCCR | |
| pmbus.h | PMBus_configController |
| pmbus.h | PMBus_setTargetAddress |
| PMBTXBUF | |
| pmbus.c | PMBus_putTargetData |
| pmbus.c | PMBus_putControllerData |
| PMBRXBUF | |
| pmbus.c | PMBus_getData |
| PMBACK | |
| pmbus.c | PMBus_ackAddress |
| pmbus.c | PMBus_ackCommand |
| pmbus.h | PMBus_ackTransaction |
| pmbus.h | PMBus_nackTransaction |
| PMBSTS | |
| pmbus.c | PMBus_getInterruptStatus |
| pmbus.h | PMBus_getStatus |
| PMBINTM | |
| pmbus.c | PMBus_initTargetMode |
| pmbus.c | PMBus_configTarget |
| pmbus.c | PMBus_initControllerMode |
| pmbus.c | PMBus_configModuleClock |
| pmbus.c | PMBus_configModuleClockMode |
| pmbus.c | PMBus_configBusClock |

Table 20-19. PMBUS Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------------------------|-------------------------------|
| pmbus.h | PMBus_enableInterrupt |
| pmbus.h | PMBus_disableInterrupt |
| pmbus.h | PMBus_enableI2CMode |
| pmbus.h | PMBus_disableI2CMode |
| PMBTCR | |
| pmbus.c | PMBus_initTargetMode |
| pmbus.c | PMBus_configTarget |
| pmbus.c | PMBus_putTargetData |
| pmbus.c | PMBus_ackAddress |
| pmbus.c | PMBus_ackCommand |
| pmbus.h | PMBus_setOwnAddress |
| PMBHTA | |
| pmbus.c | PMBus_verifyPEC |
| pmbus.h | PMBus_getOwnAddress |
| pmbus.h | PMBus_getCurrentAccessType |
| PMBCTRL | |
| pmbus.c | PMBus_initTargetMode |
| pmbus.c | PMBus_initControllerMode |
| pmbus.c | PMBus_configModuleClock |
| pmbus.c | PMBus_configModuleClockMode |
| pmbus.c | PMBus_configBusClock |
| pmbus.h | PMBus_disableModule |
| pmbus.h | PMBus_enableModule |
| pmbus.h | PMBus_enableI2CMode |
| pmbus.h | PMBus_disableI2CMode |
| pmbus.h | PMBus_assertAlertLine |
| pmbus.h | PMBus_deassertAlertLine |
| pmbus.h | PMBus_setCtrlIntEdge |
| pmbus.h | PMBus_setClkLowTimeoutIntEdge |
| PMBTIMCTL | |
| pmbus.c | PMBus_configBusClock |
| PMBTIMCLK | |
| pmbus.c | PMBus_configBusClock |
| PMBTIMSTSETUP | |
| pmbus.c | PMBus_configBusClock |
| PMBTIMBIDLE | |
| pmbus.c | PMBus_configBusClock |
| PMBTIMLOWTIMOUT | |
| pmbus.c | PMBus_configBusClock |
| PMBTIMHIGHTIMOUT | |
| pmbus.c | PMBus_configBusClock |

Chapter 21

Serial Communications Interface (SCI)



This chapter describes the features and operation of the serial communication interface (SCI) module. SCI is a two-wire asynchronous serial port, commonly known as a UART. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter each have a 16-level deep FIFO for reducing servicing overhead, and each has a separate enable and interrupt bits. Both can be operated independently for half-duplex communication, or simultaneously for full-duplex communication.

To specify data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to different speeds through a 16-bit baud-select register.

| | |
|--|-------------|
| 21.1 Introduction..... | 2079 |
| 21.2 Architecture..... | 2080 |
| 21.3 SCI Module Signal Summary..... | 2080 |
| 21.4 Configuring Device Pins..... | 2082 |
| 21.5 Multiprocessor and Asynchronous Communication Modes..... | 2082 |
| 21.6 SCI Programmable Data Format..... | 2083 |
| 21.7 SCI Multiprocessor Communication..... | 2084 |
| 21.8 Idle-Line Multiprocessor Mode..... | 2085 |
| 21.9 Address-Bit Multiprocessor Mode..... | 2087 |
| 21.10 SCI Communication Format..... | 2088 |
| 21.11 SCI Port Interrupts..... | 2091 |
| 21.12 SCI Baud Rate Calculations..... | 2093 |
| 21.13 SCI Enhanced Features..... | 2094 |
| 21.14 Software..... | 2097 |
| 21.15 SCI Registers..... | 2099 |

21.1 Introduction

The SCI interfaces are shown in [Figure 21-1](#).




Figure 21-1. SCI CPU Interface

21.1.1 Features

Features of the SCI module include:

- Two external pins (both pins can be used as GPIO, if not used for SCI):
 - SCITXD: SCI transmit-output pin
 - SCIRXD: SCI receive-input pin
- Baud rate programmable to 64K different rates
- Data-word format
 - One start bit
 - Data-word length programmable from one to eight bits
 - Optional even/odd/no parity bit
 - One or two stop bits
 - An extra bit to distinguish addresses from data (address bit mode only)
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format

Enhanced features include:

- Auto-baud-detect hardware logic
- 16-level transmit/receive FIFO

21.1.2 SCI Related Collateral

Foundational Materials

- [C2000 Academy - SCI](#)
- [One Minute RS-485 Introduction \(Video\)](#)
- [RS-232, RS-422, RS-485: What Are the Differences? \(Video\)](#)

Getting Started Materials

- [\[FAQ\] My C2000 SCI is not Transmitting and/or Receiving data correctly, how do I fix this?](#)

21.1.3 Block Diagram

[Figure 21-2](#) shows the SCI module block diagram. The SCI port operation is configured and controlled by the registers listed in [Section 21.15](#).

21.2 Architecture

The major elements used in full-duplex operation are shown in [Figure 21-2](#) and include:

- A transmitter (TX) and the major registers (upper half of [Figure 21-2](#)):
 - SCITXBUF — transmitter data buffer register. Contains data (loaded by the CPU) to be transmitted
 - TXSHF register — transmitter shift register. Accepts data from register SCITXBUF and shifts data onto the SCITXD pin, one bit at a time
- A receiver (RX) and the major registers (lower half of [Figure 21-2](#)):
 - RXSHF register — receiver shift register. Shifts data in from SCIRXD pin, one bit at a time
 - SCIRXBUF — receiver data buffer register. Contains data to be read by the CPU. Data from a remote processor is loaded into register RXSHF and then into registers SCIRXBUF and SCIRXEMU
- A programmable baud generator
- Control and status registers

The SCI receiver and transmitter can operate either independently or simultaneously.

21.3 SCI Module Signal Summary

A summarized description of each SCI signal name is shown in [Table 21-1](#).

Table 21-1. SCI Module Signal Summary

| Signal Name | Description |
|--------------------------|--|
| External signals | |
| SCIRXD | SCI Asynchronous Serial Port receive data |
| SCITXD | SCI Asynchronous Serial Port transmit data |
| Control | |
| Baud clock | LSPCLK Prescaled clock |
| Interrupt signals | |
| TXINT | Transmit interrupt |
| RXINT | Receive interrupt |




Figure 21-2. Serial Communications Interface (SCI) Module Block Diagram

21.4 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

21.5 Multiprocessor and Asynchronous Communication Modes

The SCI has two multiprocessor protocols, the idle-line multiprocessor mode (see [Section 21.8](#)) and the address-bit multiprocessor mode (see [Section 21.9](#)). These protocols allow efficient data transfer between multiple processors.

The SCI offers the universal asynchronous receiver/transmitter (UART) communications mode for interfacing with many popular peripherals. The asynchronous mode (see [Section 21.10](#)) requires two lines to interface with many standard devices such as terminals and printers that use RS-232-C formats. Data transmission characteristics include:

- One start bit
- One to eight data bits
- An even/odd parity bit or no parity bit
- One or two stop bits

21.6 SCI Programmable Data Format

SCI data, both receive and transmit, is in NRZ (non-return-to-zero) format. The NRZ data format, shown in [Figure 21-3](#), consists of:

- One start bit
- One to eight data bits
- An even/odd parity bit (optional)
- One or two stop bits
- An extra bit to distinguish addresses from data (address-bit mode only)

The basic unit of data is called a character and is one to eight bits in length. Each character of data is formatted with a start bit, one or two stop bits, and optional parity and address bits. A character of data with formatting information is called a frame and is shown in [Figure 21-3](#).




Figure 21-3. Typical SCI Data Frame Formats

To program the data format, use the SCICCR register. The bits used to program the data format are shown in [Table 21-2](#).

Table 21-2. Programming the Data Format Using SCICCR

| Bits | Bit Name | Designation | Functions |
|------|--------------------|-------------|---|
| 2-0 | SCICHAR | SCICCR.2:0 | Select the character (data) length (one to eight bits). |
| 5 | PARITYENA (ENABLE) | SCICCR.5 | Enables the parity function if set to 1, or disables the parity function if cleared to 0. |
| 6 | PARITY (EVEN/ODD) | SCICCR.6 | If parity is enabled, selects odd parity if cleared to 0; even parity if set to 1. |
| 7 | STOPBITS | SCICCR.7 | Determines the number of stop bits transmitted—one stop bit if cleared to 0 or two stop bits if set to 1. |

21.7 SCI Multiprocessor Communication

The multiprocessor communication format allows one processor to efficiently send blocks of data to other processors on the same serial link. On one serial line, there can be only one transfer at a time. In other words, there can be only one talker on a serial line at a time.

Address Byte

The first byte of a block of information that the talker sends contains an address byte that is read by all listeners. Only listeners with the correct address can be interrupted by the data bytes that follow the address byte. The listeners with an incorrect address remain uninterrupted until the next address byte.

Sleep Bit

All processors on the serial link set the SCI SLEEP bit (bit 2 of SCICL1) to 1 so that the processor is interrupted only when the address byte is detected. When the processor reads a block address that corresponds to the CPU device address as set by your application software, your program must clear the SLEEP bit to enable the SCI to generate an interrupt on receipt of each data byte.

Although the receiver still operates when the SLEEP bit is 1, the receiver does not set RXRDY, RXINT, or any of the receiver error status bits to 1 unless the address byte is detected and the address bit in the received frame is a 1 (applicable to address-bit mode). The SCI does not alter the SLEEP bit; your software must alter the SLEEP bit.

21.7.1 Recognizing the Address Byte

A processor recognizes an address byte differently, depending on the multiprocessor mode used. For example:

- The idle-line mode ([Section 21.8](#)) leaves a quiet space before the address byte. This mode does not have an extra address/data bit and is more efficient than the address-bit mode for handling blocks that contain more than 10 bytes of data. The idle-line mode must be used for typical non-multiprocessor SCI communication.
- The address-bit mode ([Section 21.9](#)) adds an extra bit (that is, an address bit) into every byte to distinguish addresses from data. This mode is more efficient in handling many small blocks of data because, unlike the idle mode, this mode does not wait between blocks of data. However, at a high transmit speed, the program is not fast enough to avoid a 10-bit idle in the transmission stream.

21.7.2 Controlling the SCI TX and RX Features

The multiprocessor mode is software selectable using the ADDR/IDLE MODE bit (SCICCR, bit 3). Both modes use the TXWAKE flag bit (SCICL1, bit 3), RXWAKE flag bit (SCIRXST, bit1), and the SLEEP flag bit (SCICL1, bit 2) to control the SCI transmitter and receiver features of these modes.

21.7.3 Receipt Sequence

In both multiprocessor modes, the receive sequence is as follows:

1. At the receipt of an address block, the SCI port wakes up and requests an interrupt (bit number 1 RX/BK INT ENA-of SCICL2 must be enabled to request an interrupt in non-FIFO mode of operation. In FIFO mode, RXFFINT serves this purpose and to enable this, RXFFINTEN in SCIFFRX register must be enabled with RXFFIL in the same register set to 1). The SCI reads the first frame of the block, which contains the destination address.
2. A software routine is entered through the interrupt and checks the incoming address. This address byte is checked against the device address byte stored in memory.
3. If the check shows that the block is addressed to the device CPU, the CPU clears the SLEEP bit and reads the rest of the block. If not, the software routine exits with the SLEEP bit still set, and does not receive interrupts until the next block start.

21.8 Idle-Line Multiprocessor Mode

In the idle-line multiprocessor protocol (ADDR/IDLE MODE bit=0), blocks are separated by having a longer idle time between the blocks than between frames in the blocks. An idle time of ten or more high-level bits after a frame indicates the start of a new block. The time of a single bit is calculated directly from the baud value (bits per second). The idle-line multiprocessor communication format is shown in [Figure 21-4](#) (ADDR/IDLE MODE bit is bit 3 of SCICCR).




Figure 21-4. Idle-Line Multiprocessor Communication Format

21.8.1 Idle-Line Mode Steps

The steps followed by the idle-line mode:

1. SCI wakes up after receipt of the block-start signal.
2. The processor recognizes the next SCI interrupt.
3. The interrupt service routine compares the received address (sent by a remote transmitter) to the ISR address.
4. If the CPU is being addressed, the service routine clears the SLEEP bit and receives the rest of the data block.
5. If the CPU is not being addressed, the SLEEP bit remains set. This lets the CPU continue to execute the main program without being interrupted by the SCI port until the next detection of a block start.

Note

In IDLE mode, if the SCI is taking greater than 10 bit periods to read all the RXDATA from the FIFO, the SCI can miss the immediate block start to be detected.

The RXWAKE logic asserts only one time when the SCI identifies 10 bit periods of IDLE. The SCI does not assert again if RXBUF is read (which clears the WAKE condition) even if the line continues to be idle after RXBUF read.

So, if the ISR is taking more than 10 bit periods of time to read all the RXDATA from the FIFO using RXBUF, the SCI can miss to detect the next block start. This is applicable for both FIFO and Non-FIFO mode when the CPU takes greater than 10 bit clocks of SCI to read the data from RXBUF/FIFO.

To avoid this, either of the following is recommended:

- Set SCICCTL1.SWRESET after reading all RX data at the end of the ISR.
- Read and check RXWAKE status bit before reading the RXBUF register. If RXWAKE is set, don't set SLEEP bit for RX at the end of the ISR.

21.8.2 Block Start Signal

There are two ways to send a block-start signal:

- **Method 1:** Deliberately leave an idle time of ten bits or more by delaying the time between the transmission of the last frame of data in the previous block and the transmission of the address frame of the new block.
- **Method 2:** The SCI port first sets the TXWAKE bit (SCICTL1, bit 3) to 1 before writing to the SCITXBUF register. This sends an idle time of exactly 11 bits. In this method, the serial communications line is not idle any longer than necessary. (A don't care byte has to be written to SCITXBUF after setting TXWAKE, and before sending the address, so as to transmit the idle time.)

21.8.3 Wake-Up Temporary (WUT) Flag

Associated with the TXWAKE bit is the wake-up temporary (WUT) flag. WUT is an internal flag, double-buffered with TXWAKE. When TXSHF is loaded from SCITXBUF, WUT is loaded from TXWAKE, and the TXWAKE bit is cleared to 0. This arrangement is shown in [Figure 21-5](#).




Figure 21-5. Double-Buffed WUT and TXSHF

21.8.3.1 Sending a Block Start Signal

To send out a block-start signal of exactly one frame time during a sequence of block transmissions:

1. Write a 1 to the TXWAKE bit.
2. Write a data word (content not important: a don't care) to the SCITXBUF register (transmit data buffer) to send a block-start signal. (The first data word written is suppressed while the block-start signal is sent out and ignored after that.) When the TXSHF (transmit shift register) is free again, SCITXBUF contents are shifted to TXSHF, the TXWAKE value is shifted to WUT, and then TXWAKE is cleared.

Because TXWAKE was set to a 1, the start, data, and parity bits are replaced by an idle period of 11 bits transmitted following the last stop bit of the previous frame.

3. Write a new address value to SCITXBUF.

A don't-care data word must first be written to register SCITXBUF so that the TXWAKE bit value can be shifted to WUT. After the don't-care data word is shifted to the TXSHF register, the SCITXBUF (and TXWAKE, if necessary) can be written to again because TXSHF and WUT are both double-buffered.

21.8.4 Receiver Operation

The receiver operates regardless of the SLEEP bit. However, the receiver neither sets RXRDY nor the error status bits, nor does it request a receive interrupt until an address frame is detected.

21.9 Address-Bit Multiprocessor Mode

In the address-bit protocol (ADDR/IDLE MODE bit=1), frames have an extra bit called an address bit that immediately follows the last data bit. The address bit is set to 1 in the first frame of the block and to 0 in all other frames. The idle period timing is irrelevant (see [Figure 21-6](#)).

21.9.1 Sending an Address

The TXWAKE bit value is placed in the address bit. During transmission, when the SCITXBUF register and TXWAKE are loaded into the TXSHF register and WUT respectively, TXWAKE is reset to 0 and WUT becomes the value of the address bit of the current frame. Thus, to send an address:

1. Set the TXWAKE bit to 1 and write the appropriate address value to the SCITXBUF register.

When this address value is transferred to the TXSHF register and shifted out, the address bit is sent as a 1. This flags the other processors on the serial link to read the address.

2. Write to SCITXBUF and TXWAKE after TXSHF and WUT are loaded. (Can be written to immediately since both TXSHF and WUT are both double-buffered.)
3. Leave the TXWAKE bit set to 0 to transmit non-address frames in the block.

Note

As a general rule, the address-bit format is typically used for data frames of 11 bytes or less. This format adds one bit value (1 for an address frame, 0 for a data frame) to all data bytes transmitted. The idle-line format is typically used for data frames of 12 bytes or more.




Figure 21-6. Address-Bit Multiprocessor Communication Format

21.10 SCI Communication Format

The SCI asynchronous communication format uses either single line (one way) or two line (two way) communications. In this mode, the frame consists of a start bit, one to eight data bits, an optional even/odd parity bit, and one or two stop bits (shown in Figure 21-7). There are eight SCICLK periods per data bit.

The receiver begins operation on receipt of a valid start bit. A valid start bit is identified by four consecutive internal SCICLK periods of zero bits as shown in Figure 21-7. If any bit is not zero, then the processor starts over and begins looking for another start bit.

For the bits following the start bit, the processor determines the bit value by making three samples in the middle of the bits. These samples occur on the fourth, fifth, and sixth SCICLK periods, and bit-value determination is on a majority (two out of three) basis. Figure 21-7 illustrates the asynchronous communication format for this with a start bit showing where a majority vote is taken.

Since the receiver synchronizes to frames, the external transmitting and receiving devices do not use a synchronized serial clock. The clock can be generated locally.




Figure 21-7. SCI Asynchronous Communications Format

21.10.1 Receiver Signals in Communication Modes

Figure 21-8 illustrates an example of receiver signal timing that assumes the following conditions:

- Address-bit wake-up mode (address bit does not appear in idle-line mode)
- Six bits per character




Figure 21-8. SCI RX Signals in Communication Modes

Notes:

1. Flag bit RXENA (SCICCTL1, bit 0) goes high to enable the receiver.
2. Data arrives on the SCIRXD pin, start bit detected.
3. Data is shifted from RXSHF to the receiver buffer register (SCIRXBUF); an interrupt is requested. Flag bit RXRDY (SCIRXST, bit 6) goes high to signal that a new character has been received.
4. The program reads SCIRXBUF; flag RXRDY is automatically cleared.
5. The next byte of data arrives on the SCIRXD pin; the start bit is detected, then cleared.
6. Bit RXENA is brought low to disable the receiver. Data continues to be assembled in RXSHF but is not transferred to the receiver buffer register.

21.10.2 Transmitter Signals in Communication Modes

Figure 21-9 illustrates an example of transmitter signal timing that assumes the following conditions:

- Address-bit wake-up mode (address bit does not appear in idle-line mode)
- Three bits per character




Figure 21-9. SCI TX Signals in Communications Mode

Notes:

1. Bit TXENA (SCICL1, bit 1) goes high, enabling the transmitter to send data.
2. SCITXBUF is written to; thus, (1) the transmitter is no longer empty, and (2) TXRDY goes low.
3. The SCI transfers data to the shift register (TXSHF). The transmitter is ready for a second character (TXRDY goes high), and it requests an interrupt (to enable an interrupt, bit TX INT ENA — SCICL2, bit 0 — must be set).
4. The program writes a second character to SCITXBUF after TXRDY goes high (item 3). (TXRDY goes low again after the second character is written to SCITXBUF.)
5. Transmission of the first character is complete. Transfer of the second character to shift register TXSHF begins.
6. Bit TXENA goes low to disable the transmitter; the SCI finishes transmitting the current character.
7. Transmission of the second character is complete; transmitter is empty and ready for new character.

21.11 SCI Port Interrupts

The SCI receiver and transmitter can be interrupt controlled. The SCICCTL2 register has one flag bit (TXRDY) that indicates active interrupt conditions, and the SCIRXST register has two interrupt flag bits (RXRDY and BRKDT), plus the RX ERROR interrupt flag that is a logical-OR of the FE, OE, BRKDT, and PE conditions. The transmitter and receiver have separate interrupt-enable bits. When not enabled, the interrupts are not asserted; however, the condition flags remain active, reflecting transmission and receipt status.

The SCI has independent peripheral interrupt vectors for the receiver and transmitter. Peripheral interrupt requests can be either high priority or low priority. This is indicated by the priority bits that are output from the peripheral to the PIE controller. When both RX and TX interrupt requests are made at the same priority level, the receiver always has higher priority than the transmitter, reducing the possibility of receiver overrun.

The operation of peripheral interrupts is described in the Peripheral Interrupts section of the *System Control and Interrupts* chapter.

- If the RX/BK INT ENA bit (SCICCTL2, bit 1) is set, the receiver peripheral interrupt request is asserted when one of the following events occurs:
 - The SCI receives a complete frame and transfers the data in the RXSHF register to the SCIRXBUF register. This action sets the RXRDY flag (SCIRXST, bit 6) and initiates an interrupt.
 - A break detect condition occurs (the SCIRXD is low for 9.625 bit periods following a missing stop bit). This action sets the BRKDT flag bit (SCIRXST, bit 5) and initiates an interrupt.
- If the TX INT ENA bit (SCICCTL2.0) is set, the transmitter peripheral interrupt request is asserted whenever the data in the SCITXBUF register is transferred to the TXSHF register, indicating that the CPU can write to SCITXBUF; this action sets the TXRDY flag bit (SCICCTL2, bit 7) and initiates an interrupt.

Note

SCI Module Interrupt Reaction Time - Occasional BRKDT or other errors such as FE/PE being triggered can occur if there are tight timings occurring in the application.

Interrupts are not triggered until approximately 7/8 of the stop bit has been detected (approximately 0.875 bit time). Actual value of this delay before ISR entry is: $((7 * \text{BAUD_CLK_PERIOD}) / (8 + 3 * \text{SYSCLK_PERIOD}))$.

The SCI does not begin reading additional bits/characters until the RX ISR completes, so complete the ISR before the next byte's start bit begins. This leaves approximately 1/8 bit time (approximately 0.125 bit time) to complete the entire ISR, regardless of interrupt cause.

If the ISR is not completed before the beginning of the next start bit (before the RX line goes low again), the SCI module begins reading the start bit late in the wrong location and therefore may read all bits incorrectly until the next correctly aligned start bit (when ISR has sufficient time to process before a start bit again).

Recommended methods for avoiding errors (to accommodate for the 0.875 bit time required for ISR to begin):

1. Keep the RX ISR short. The RX ISR must only be used to move data in the FIFO/buffer into memory where the data can be processed in another, less time-critical function.
2. Avoid excessive nesting of other interrupts within the SCI RX ISR. Do not allow the nesting to delay SCI RX ISR completion past the approximately 0.125 bit time window allowed.
3. If additional time (more than the approximately 0.125 bit time) is required, delay can be added in the other device's firmware before transmitting additional data to the C2000 device's SCI RX pin. Delays can be added to the other device as follows:
 - a. Sending bytes with 2 stop bits to the C2000 device provides approximately 1.125 bit time of processing time for C2000 RX ISR to complete.
 - b. Adding manual delay in the firmware of the other device transmitting to the C2000 device after every BYTE transmitted provides (delay + approximately 0.125 bit time) processing time for the C2000 RX ISR to complete.
 - c. Adding manual delay in the firmware of the other device transmitting to the C2000 device after every C2000 RX INTERRUPT occurs provides (delay + approximately 0.125 bit time) processing time for the C2000 RX ISR to complete. This is more difficult to implement because the other device to predict when the transmitted data triggers an RX interrupt on the C2000 device is required. Examples of things that can trigger an RX interrupt are RX-FIFO level being reached, BRKDT being sent, RXERROR occurring, etc.

Note

Interrupt generation due to the RXRDY and BRKDT bits is controlled by the RX/BK INT ENA bit (SCICTL2, bit 1). Interrupt generation due to the RX ERROR bit is controlled by the RX ERR INT ENA bit (SCICTL1, bit 6).

21.11.1 Break Detect

A "break" signal (also called a "break detect" or "break sequence") can be sent to the module to signal to the bus a specific condition. This break signal is defined as a low pulse of a certain amount of time, typically at least 1 packet wide (including a missed stop bit). The SCI has two main methods for detecting a "break" signal sent on the line, with certain limitations for each.

The first for break detect method involves reading the SCIRXST.BRKDT bit. A break condition that triggers the BRKDT bit occurs when the SCI receiver data line (SCIRXD) remains continuously low for at least 9.625 bits, beginning after a missing first stop bit. If the SCIRX line goes high at any point during the 9.625 bits then the SCI does not flag a break detect. To trigger the first stop bit missed, the typical method is to hold the RX line low for:

- 1 start bit
- 8 data bits
- (optional) 1 address bit
- (optional) 1 parity bit
- 1 stop bit
- 9.625 bits of additional time held low

This is a total of 19.625 (systems using no parity or address bit), 20.625 (systems using either parity or address bit but not both), or 21.625 (systems using both parity and address bit) bit times held low.

The second method for break detect is to instead use the SCIRXST.FE, SCIRXST.PE and SCIRXBUF.SAR bits to detect a break signal of 10 or 11 bits of low. ISR code can use the following combination of flags and received data to determine if a break detect occurred:

- Break signal = 11 bits low (requires parity enabled)
 - FE==1
 - PE==1 for odd parity, PE==0 for even parity
 - SCIRXBUF.SAR (received character)==0x00
- Break signal = 10 bits low (requires parity disabled)
 - FE==1
 - SCIRXBUF.SAR (received character)==0x00

21.12 SCI Baud Rate Calculations

The internally generated serial clock is determined by the low-speed peripheral clock LSPCLK and the baud-select registers. The SCI uses the 16-bit value of the baud-select registers to select one of the 64K different serial clock rates possible for a given LSPCLK.

See the bit descriptions in the baud-select registers, for the formula to use when calculating the SCI asynchronous baud. [Table 21-3](#) shows the baud-select values for common SCI bit rates. LSPCLK/16 is the maximum baud rate. For example, if LSPCLK is 100MHz, then the maximum baud rate is 6.25Mbps.

Table 21-3. Asynchronous Baud Register Values for Common SCI Bit Rates

| Baud Rate | LSPCLK Clock Frequency, 100MHz | | |
|-----------|--------------------------------|------------------|---------|
| | BRR | Actual Baud Rate | % Error |
| 2400 | 5207 (1457h) | 2400 | 0 |
| 4800 | 2603 (A2Bh) | 4800 | 0 |
| 9600 | 1301 (515h) | 9601 | 0.01 |
| 19200 | 650 (28Ah) | 19201 | 0.01 |
| 38400 | 324 (144h) | 38462 | 0.16 |

21.13 SCI Enhanced Features

The C28x SCI features autobaud detection and transmit/receive FIFO. The following section explains the FIFO operation.

21.13.1 SCI FIFO Description

The following steps explain the FIFO features and help with programming the SCI with FIFOs.

1. **Reset.** At reset the SCI powers up in standard SCI mode and the FIFO function is disabled. The FIFO registers SCIFFTX, SCIFFRX, and SCIFFCT remain inactive.
2. **Standard SCI.** The standard SCI modes work normally with TXINT/RXINT interrupts as the interrupt source for the module.
3. **FIFO enable.** FIFO mode is enabled by setting the SCIFFEN bit in the SCIFFTX register. SCIRST can reset the FIFO mode at any stage of the operation.
4. **Active registers.** All the SCI registers and SCI FIFO registers (SCIFFTX, SCIFFRX, and SCIFFCT) are active.
5. **Interrupts.** FIFO mode has two interrupts; transmit FIFO (TXINT) and receive FIFO (RXINT). The RXINT is the common interrupt for SCI FIFO receive, receive error, and receive FIFO overflow conditions. The TXINT of the standard SCI is disabled and this interrupt serves as SCI transmit FIFO interrupt.
6. **Buffers.** Transmit and receive buffers are supplemented with two 16-level FIFOs. The transmit FIFO registers are 8-bits wide and receive FIFO registers are 10-bits wide. The one-word transmit buffer (SCITXBUF) of the standard SCI functions as a transition buffer before the transmit FIFO and shift register. SCITXBUF is loaded into either the FIFO (when FIFO is enabled) or the TXSHF (when FIFO is disabled). When FIFO is enabled, SCITXBUF loads into the FIFO only after the last bit of the shift register is shifted out, so SCITXBUF cannot be treated as an additional level of buffer. With the FIFO enabled, TXSHF is directly loaded from the FIFO (not TXBUF) after an optional delay value (SCIFFCT). When FIFO mode is enabled for SCI, characters written to SCITXBUF are queued in to SCI-TXFIFO and the characters received in SCI-RXFIFO can be read using SCIRXBUF.
7. **Delayed transfer.** The rate that words in the FIFO are transferred to the transmit shift register is programmable. The SCIFFCT register bits (7–0) FFTXDLY7–FFTXDLY0 define the delay between the word transfer. The delay is defined in the number SCI baud clock cycles. The 8 bit register can define a minimum delay of 0 baud clock cycles and a maximum of 256-baud clock cycles. With zero delay, the SCI module can transmit data in continuous mode with the FIFO words shifting out back to back. With the 256 clock delay the SCI module can transmit data in a maximum delayed mode with the FIFO words shifting out with a delay of 256 baud clocks between each words. The programmable delay facilitates communication with slow SCI/UARTs with little CPU intervention.
8. **FIFO status bits.** Both the transmit and receive FIFOs have status bits TXFFST or RXFFST (bits 12–8) that define the number of words available in the FIFOs at any time. The transmit FIFO reset bit TXFIFO and receive reset bit RXFIFO reset the FIFO pointers to zero when these bits are cleared to 0. The FIFOs resumes operation from start once these bits are set to 1.
9. **Programmable interrupt levels.** Both transmit and receive FIFO can generate CPU interrupts. The interrupt trigger is generated whenever the transmit FIFO status bits TXFFST (bits 12–8) match (less than or equal to) the interrupt trigger level bits TXFFIL (bits 4–0). This provides a programmable interrupt trigger for transmit and receive sections of the SCI. Default value for these trigger level bits is 0x11111 for receive FIFO and 0x00000 for transmit FIFO, respectively.

Figure 21-10 and Table 21-4 explain the operation/configuration of SCI interrupts in nonFIFO/FFO mode.




Figure 21-10. SCI FIFO Interrupt Flags and Enable Logic

Table 21-4. SCI Interrupt Flags

| FIFO Options ⁽¹⁾ | SCI Interrupt Source | Interrupt Flags | Interrupt Enables | FIFO Enable | Interrupt Line SCIIFENA |
|-----------------------------|---------------------------------|----------------------|-------------------|-------------|-------------------------|
| SCI without FIFO | Receive error | RXERR ⁽²⁾ | RXERRINTENA | 0 | RXINT |
| | Receive break | BRKDT | RX/BKINTENA | 0 | RXINT |
| | Data receive | RXRDY | RX/BKINTENA | 0 | RXINT |
| | Transmit empty | TXRDY | TXINTENA | 0 | TXINT |
| SCI with FIFO | Receive error and receive break | RXERR | RXERRINTENA | 1 | RXINT |
| | FIFO receive | RXFFIL | RXFFIENA | 1 | RXINT |
| | Transmit empty | TXFFIL | TXFFIENA | 1 | TXINT |
| Auto-baud | Auto-baud detected | ABD | Don't care | x | TXINT |

(1) FIFO mode TXSHF is directly loaded after delay value, TXBUF is not used.

(2) RXERR can be set by BRKDT, FE, OE, PE flags. In FIFO mode, BRKDT interrupt is only through RXERR flag.

21.13.2 SCI Auto-Baud

Most SCI modules do not have an auto-baud detect logic built-in hardware. These SCI modules are integrated with embedded controllers whose clock rates are dependent on PLL reset values. Often embedded controller clocks change after final design. In the enhanced feature set this module supports an autobaud-detect logic in hardware. The following section explains the enabling sequence for autobaud-detect feature.

21.13.3 Autobaud-Detect Sequence

Bits ABD and CDC in SCIFFCT control the autobaud logic. The SCIRST bit can be enabled to make autobaud logic work.

If ABD is set while CDC is 1, which indicates auto-baud alignment, SCI transmit FIFO interrupt occurs (TXINT). After the interrupt service, the CDC bit must be cleared by software. If CDC remains set even after interrupt service, there can be no repeat interrupts.

1. Enable autobaud-detect mode for the SCI by setting the CDC bit (bit 13) in SCIFFCT and clearing the ABD bit (bit 15) by writing a 1 to ABDCLR bit (bit 14).
2. Initialize the baud register to be 1 or less than a baud rate limit of 500Kbps.
3. Allow SCI to receive either character "A" or "a" from a host at the desired baud rate. If the first character is either "A" or "a", the autobaud-detect hardware detects the incoming baud rate and sets the ABD bit.
4. The auto-detect hardware updates the baud rate register with the equivalent baud value hex. The logic also generates an interrupt to the CPU.
5. Respond to the interrupt clear ADB bit by writing a 1 to ABD CLR (bit 14) of SCIFFCT register and disable further autobaud locking by clearing CDC bit by writing a 0.
6. Read the receive buffer for character "A" or "a" to empty the buffer and buffer status.
7. If ABD is set while CDC is 1, which indicates autobaud alignment, the SCI transmit FIFO interrupt occurs (TXINT). After the interrupt service, the CDC bit must be cleared by software.

Note

At higher baud rates, the slew rate of the incoming data bits can be affected by transceiver and connector performance. While normal serial communications can work well, this slew rate can limit reliable autobaud detection at higher baud rates (typically beyond 100k baud) and cause the auto-baudlock feature to fail.

To avoid this, the following is recommended:

- Achieve a baud-lock between the host and C28x SCI boot loader using a lower baud rate.
 - The host can then handshake with the loaded C28x application to set the SCI baud rate register to the desired higher baud rate.
-

21.14 Software

21.14.1 SCI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/sci

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

21.14.1.1 Tune Baud Rate via UART Example

FILE: baud_tune_via_uart.c

This example demonstrates the process of tuning the UART/SCI baud rate of a C2000 device based on the UART input from another device. As UART does not have a clock signal, reliable communication requires baud rates to be reasonably matched. This example addresses cases where a clock mismatch between devices is greater than is acceptable for communications, requiring baud compensation between boards. As reliable communication only requires matching the EFFECTIVE baud rate, it does not matter which of the two boards executes the tuning (the board with the less-accurate clock source does not need to be the one to tune; as long as one of the two devices tunes to the other, then proper communication can be established).

To tune the baud rate of this device, SCI data (of the desired baud rate) must be sent to this device.

The input SCI baud rate must be within the +/- MARGINPERCENT of the TARGETBAUD chosen below.

These two variables are defined below, and should be chosen based on the application requirements. Higher MARGINPERCENT will allow more data to be considered "correct" in noisy conditions, and may decrease accuracy. The TARGETBAUD is what was expected to be the baud rate, but due to clock differences, needs to be tuned for better communication robustness with the other device.

NOTE: Lower baud rates have more granularity in register options, and therefore tuning is more effective at these speeds.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections for Control Card*

- SCIA_RX/eCAP1 is on GPIO9, connect to incoming SCI communications
- SCIA_TX is on GPIO8, for observation externally

Watch Variables

- avgBaud - Baud rate that was detected and set after tuning

21.14.1.2 SCI FIFO Digital Loop Back

FILE: sci_ex1_loopback.c

This program uses the internal loop back test mode of the peripheral. Other than boot mode pin configuration, no other hardware configuration is required. The pinmux and SCI modules are configured through the sysconfig file.

This test uses the loopback test mode of the SCI module to send characters starting with 0x00 through 0xFF. The test will send a character and then check the receive buffer for a correct match.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *Watch Variables*

- loopCount - Number of characters sent
- errorCount - Number of errors detected
- sendChar - Character sent
- receivedChar - Character received

21.14.1.3 SCI Digital Loop Back with Interrupts

FILE: sci_ex2_loopback_interrupts.c

This test uses the internal loop back test mode of the peripheral. Other than boot mode pin configuration, no other hardware configuration is required. Both interrupts and the SCI FIFOs are used.

A stream of data is sent and then compared to the received stream. The SCI-A sent data looks like this:

00 01
01 02
02 03
....

FE FF
FF 00
etc..

The pattern is repeated forever.

Watch Variables

- *sDataA* - Data being sent
- *rDataA* - Data received
- *rDataPointA* - Keep track of where we are in the data stream. This is used to check the incoming data

21.14.1.4 SCI Echoback

FILE: sci_ex3_echoback.c

This test receives and echo-backs data through the SCI-A port.

A terminal such as 'putty' can be used to view the data from the SCI and to send information to the SCI. Characters received by the SCI port are sent back to the host.

Running the Application Open a COM port with the following settings using a terminal:

- Find correct COM port
- Bits per second = 9600
- Data Bits = 8
- Parity = None
- Stop Bits = 1
- Hardware Control = None

The program will print out a greeting and then ask you to enter a character which it will echo back to the terminal.

Watch Variables

- *loopCounter* - the number of characters sent

External Connections

Connect the USB cable from Control card J1:A to PC

21.14.1.5 stdout redirect example

FILE: sci_ex4_stdout_redirect.c This test transmits data through the SCI-A port to a terminal

A terminal such as 'putty' can be used to view the data from the SCI. Characters received by the SCI port are sent back to the host.

Running the Application Open a COM port with the following settings using a terminal:

- Find correct COM port
- Bits per second = 9600
- Data Bits = 8
- Parity = None
- Stop Bits = 1
- Hardware Control = None

The program will print out three sentences: one to the SCIA, one to CCS, and a final one to SCIA.

External Connections

Connect the SCI-A port to a PC via a transceiver and cable.

- DEVICE_GPIO_PIN_SCIRXDA is SCI_A-RXD (Connect to Pin3, PC-TX, of serial DB9 cable)
- DEVICE_GPIO_PIN_SCITXDA is SCI_A-TXD (Connect to Pin2, PC-RX, of serial DB9 cable)

21.15 SCI Registers

The section describes the Serial Communication Interface module registers.

21.15.1 SCI Base Address Table

Table 21-5. SCI Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| SciaRegs | SCI_REGS | SCIA_BASE | 0x0000_7200 | YES |
| ScibRegs | SCI_REGS | SCIB_BASE | 0x0000_7210 | YES |
| ScicRegs | SCI_REGS | SCIC_BASE | 0x0000_7220 | YES |

21.15.2 SCI_REGS Registers

Table 21-6 lists the memory-mapped registers for the SCI_REGS registers. All register offset addresses not listed in Table 21-6 should be considered as reserved locations and the register contents should not be modified.

Table 21-6. SCI_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|-----------------------------------|------------------|---------|
| 0h | SCICCR | Communications control register | Go | |
| 1h | SCICTL1 | Control register 1 | Go | |
| 2h | SCIHBAUD | Baud rate (high) register | Go | |
| 3h | SCILBAUD | Baud rate (low) register | Go | |
| 4h | SCICTL2 | Control register 2 | Go | |
| 5h | SCIRXST | Receive status register | Go | |
| 6h | SCIRXEMU | Receive emulation buffer register | Go | |
| 7h | SCIRXBUF | Receive data buffer | Go | |
| 9h | SCITXBUF | Transmit data buffer | Go | |
| Ah | SCIFFTX | FIFO transmit register | Go | |
| Bh | SCIFFRX | FIFO receive register | Go | |
| Ch | SCIFFCT | FIFO control register | Go | |
| Fh | SCIPRI | SCI priority control | Go | |

Complex bit access types are encoded to fit into small table cells. Table 21-7 shows the codes that are used for access types in this section.

Table 21-7. SCI_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

21.15.2.1 SCICCR Register (Offset = 0h) [Reset = 0000h]

SCICCR is shown in [Figure 21-11](#) and described in [Table 21-8](#).

Return to the [Summary Table](#).

SCICCR defines the character format, protocol, and communications mode used by the SCI.

Figure 21-11. SCICCR Register

| | | | | | | | |
|----------|--------|-----------|-----------|---------------|---------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STOPBITS | PARITY | PARITYENA | LOOPBKENA | ADDRIDLE_MODE | SCICHAR | | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | | |

Table 21-8. SCICCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | STOPBITS | R/W | 0h | SCI number of stop bits. This bit specifies the number of stop bits transmitted. The receiver checks for only one stop bit. Reset type: SYSRSn 0h (R/W) = One stop bit 1h (R/W) = Two stop bits |
| 6 | PARITY | R/W | 0h | SCI parity odd/even selection. If the PARITY ENABLE bit (SCICCR, bit 5) is set, PARITY (bit 6) designates odd or even parity (odd or even number of bits with the value of 1 in both transmitted and received characters). Reset type: SYSRSn 0h (R/W) = Odd parity 1h (R/W) = Even parity |
| 5 | PARITYENA | R/W | 0h | SCI parity enable. This bit enables or disables the parity function. If the SCI is in the addressbit multiprocessor mode (set using bit 3 of this register), the address bit is included in the parity calculation (if parity is enabled). For characters of less than eight bits, the remaining unused bits should be masked out of the parity calculation. Reset type: SYSRSn 0h (R/W) = Parity disabled no parity bit is generated during transmission or is expected during reception 1h (R/W) = Parity is enabled |
| 4 | LOOPBKENA | R/W | 0h | Loop Back test mode enable. This bit enables the Loop Back test mode where the Tx pin is internally connected to the Rx pin. Reset type: SYSRSn 0h (R/W) = Loop Back test mode disabled 1h (R/W) = Loop Back test mode enabled |

Table 21-8. SCICCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|---|
| 3 | ADDRIDLE_MODE | R/W | 0h | <p>SCI multiprocessor mode control bit. This bit selects one of the multiprocessor protocols. Multiprocessor communication is different from the other communication modes because it uses SLEEP and TXWAKE functions (bits SCICL1, bit 2 and SCICL1, bit 3, respectively). The idle-line mode is usually used for normal communications because the address-bit mode adds an extra bit to the frame. The idle-line mode does not add this extra bit and is compatible with RS-232 type communications.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Idle-line mode protocol selected 1h (R/W) = Address-bit mode protocol selected</p> |
| 2-0 | SCICHAR | R/W | 0h | <p>Character-length control bits 2-0. These bits select the SCI character length from one to eight bits. Characters of less than eight bits are right-justified in SCIRXBUF and SCIRXEMU and are padded with leading zeros in SCIRXBUF. SCITXBUF doesn't need to be padded with leading zeros.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCICHAR_LENGTH_1 1h (R/W) = SCICHAR_LENGTH_2 2h (R/W) = SCICHAR_LENGTH_3 3h (R/W) = SCICHAR_LENGTH_4 4h (R/W) = SCICHAR_LENGTH_5 5h (R/W) = SCICHAR_LENGTH_6 6h (R/W) = SCICHAR_LENGTH_7 7h (R/W) = SCICHAR_LENGTH_8</p> |

21.15.2.2 SCICL1 Register (Offset = 1h) [Reset = 0000h]

SCICL1 is shown in [Figure 21-12](#) and described in [Table 21-9](#).

Return to the [Summary Table](#).

SCICL1 controls the receiver/transmitter enable, TXWAKE and SLEEP functions, and the SCI software reset.

Figure 21-12. SCICL1 Register

| | | | | | | | |
|----------|-------------|---------|----------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RXERRINTENA | SWRESET | RESERVED | TXWAKE | SLEEP | TXENA | RXENA |
| R-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 21-9. SCICL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15-7 | RESERVED | R | 0h | Reserved |
| 6 | RXERRINTENA | R/W | 0h | SCI receive error interrupt enable. Setting this bit enables an interrupt if the RX ERROR bit (SCIRXST, bit 7) becomes set because of errors occurring. Reset type: SYSRSn 0h (R/W) = Receive error interrupt disabled 1h (R/W) = Receive error interrupt enabled |
| 5 | SWRESET | R/W | 0h | SCI software reset (active low). Writing a 0 to this bit initializes the SCI state machines and operating flags (registers SCICL2 and SCIRXST) to the reset condition. This reset will not reset the FIFO pointers or flush out the data in TX/RX FIFO. If you need to clear the FIFO then perform SWRESET + TXFFINT + RXFFINT or refer to a channel reset SCIFFTX[SCIRST]. The SW RESET bit does not affect any of the configuration bits. All affected logic is held in the specified reset state until a 1 is written to SW RESET (the bit values following a reset are shown beneath each register diagram in this section). Thus, after a system reset, re-enable the SCI by writing a 1 to this bit. Clear this bit after a receiver break detect (BRKDT flag, bit SCIRXST, bit 5). SW RESET affects the operating flags of the SCI, but it neither affects the configuration bits nor restores the reset values. Once SW RESET is asserted, the flags are frozen until the bit is deasserted. The affected flags are as follows: Value After SW SCI Flag Register Bit RESET 1 TXRDY SCICL2, bit 7 1 TX EMPTY SCICL2, bit 6 0 RXWAKE SCIRXST, bit 1 0 PE SCIRXST, bit 2 0 OE SCIRXST, bit 3 0 FE SCIRXST, bit 4 0 BRKDT SCIRXST, bit 5 0 RXRDY SCIRXST, bit 6 0 RX ERROR SCIRXST, bit 7 Reset type: SYSRSn 0h (R/W) = Writing a 0 to this bit initializes the SCI state machines and operating flags (registers SCICL2 and SCIRXST) to the reset condition. 1h (R/W) = After a system reset, re-enable the SCI by writing a 1 to this bit. There is no time requirement to meet before writing a one to this bit after writing a zero. |
| 4 | RESERVED | R | 0h | Reserved |

Table 21-9. SCICL1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 3 | TXWAKE | R/W | 0h | <p>SCI transmitter wake-up method select.</p> <p>The TXWAKE bit controls selection of the data-transmit feature, depending on which transmit mode (idle-line or address-bit) is specified at the ADDR/IDLE MODE bit (SCICCR, bit 3)</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit feature is not selected. In idle-line mode: write a 1 to TXWAKE, then write data to register SCITXBUF to generate an idle period of 11 data bits In address-bit mode: write a 1 to TXWAKE, then write data to SCITXBUF to set the address bit for that frame to 1</p> <p>1h (R/W) = Transmit feature selected is dependent on the mode, idle-line or address-bit: TXWAKE is not cleared by the SW RESET bit (SCICL1, bit 5) it is cleared by a system reset or the transfer of TXWAKE to the WUT flag.</p> |
| 2 | SLEEP | R/W | 0h | <p>SCI sleep.</p> <p>The TXWAKE bit controls selection of the data-transmit feature, depending on which transmit mode (idle-line or address-bit) is specified at the ADDR/IDLE MODE bit (SCICCR, bit 3). In a multiprocessor configuration, this bit controls the receiver sleep function. Clearing this bit brings the SCI out of the sleep mode. The receiver still operates when the SLEEP bit is set however, operation does not update the receiver buffer ready bit (SCIRXST, bit 6, RXRDY) or the error status bits (SCIRXST, bit 5-2: BRKDT, FE, OE, and PE) unless the address byte is detected. SLEEP is not cleared when the address byte is detected.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Sleep mode disabled 1h (R/W) = Sleep mode enabled</p> |
| 1 | TXENA | R/W | 0h | <p>SCI transmitter enable.</p> <p>Data is transmitted through the SCITXD pin only when TXENA is set. If reset, transmission is halted but only after all data previously written to SCITXBUF has been sent. Data written into SCITXBUF when TXENA is disabled will not be transmitted even if the TXENA is enabled later.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmitter disabled 1h (R/W) = Transmitter enabled</p> |
| 0 | RXENA | R/W | 0h | <p>SCI receiver enable.</p> <p>Data is received on the SCIRXD pin and is sent to the receiver shift register and then the receiver buffers. This bit enables or disables the receiver (transfer to the buffers).</p> <p>Clearing RXENA stops received characters from being transferred to the two receiver buffers and also stops the generation of receiver interrupts. However, this will not stop RX errors from triggering interrupts. To disable interrupts from RX errors use the RXERRINTENA bit. To stop propagation of the BRKDT interrupt use the RXBKINTENA bit.</p> <p>The receiver shift register can continue to assemble characters even while RXENA is cleared. Thus, if RXENA is set during the reception of a character, the complete character will be transferred into the receiver buffer registers, SCIRXEMU and SCIRXBUF.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Prevent received characters from transfer into the SCIRXEMU and SCIRXBUF receiver buffers 1h (R/W) = Send received characters to SCIRXEMU and SCIRXBUF</p> |

21.15.2.3 SCIHB AUD Register (Offset = 2h) [Reset = 0000h]

SCIHB AUD is shown in [Figure 21-13](#) and described in [Table 21-10](#).

Return to the [Summary Table](#).

The values in SCIHB AUD and SCILBAUD specify the baud rate for the SCI.

Figure 21-13. SCIHB AUD Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BAUD | | | | | | | |
| R/W-0h | | | | | | | |

Table 21-10. SCIHB AUD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | BAUD | R/W | 0h | <p>SCI 16-bit baud selection Registers SCIHB AUD (MSbyte). The internally-generated serial clock is determined by the low speed peripheral clock (LSPCLK) signal and the two baud-select registers. The SCI uses the 16-bit value of these registers to select one of 64K serial clock rates for the communication modes.</p> <p>BRR = (SCIHB AUD << 8) + (SCILBAUD)</p> <p>The SCI baud rate is calculated using the following equation:</p> $\text{SCI Asynchronous Baud} = \text{LSPCLK} / ((\text{BRR} + 1) * 8)$ <p>Alternatively,</p> $\text{BRR} = \text{LSPCLK} / (\text{SCI Asynchronous Baud} * 8) - 1$ <p>Note that the above formulas are applicable only when $0 < \text{BRR} < 65536$. If BRR = 0, then</p> $\text{SCI Asynchronous Baud} = \text{LSPCLK} / 16$ <p>Where: BRR = the 16-bit value (in decimal) in the baud-select registers</p> <p>Reset type: SYSRSn</p> |

21.15.2.4 SCILBAUD Register (Offset = 3h) [Reset = 0000h]

SCILBAUD is shown in [Figure 21-14](#) and described in [Table 21-11](#).

Return to the [Summary Table](#).

The values in SCIHB AUD and SCILBAUD specify the baud rate for the SCI.

Figure 21-14. SCILBAUD Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BAUD | | | | | | | |
| R/W-0h | | | | | | | |

Table 21-11. SCILBAUD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | BAUD | R/W | 0h | See SCIHB AUD Detailed Description Reset type: SYSRSn |

21.15.2.5 SCICL2 Register (Offset = 4h) [Reset = 00C0h]

SCICL2 is shown in [Figure 21-15](#) and described in [Table 21-12](#).

Return to the [Summary Table](#).

SCICL2 enables the receive-ready, break-detect, and transmit-ready interrupts as well as transmitter-ready and -empty flags.

Figure 21-15. SCICL2 Register

| | | | | | | | |
|----------|---------|----------|----|----|----|------------|----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXRDY | TXEMPTY | RESERVED | | | | RXBKINTENA | TXINTENA |
| R-1h | R-1h | R-0h | | | | R/W-0h | R/W-0h |

Table 21-12. SCICL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | TXRDY | R | 1h | <p>Transmitter buffer register ready flag. When set, this bit indicates that the transmit data buffer register, SCITXBUF, is ready to receive another character. Writing data to the SCITXBUF automatically clears this bit. When set, this flag asserts a transmitter interrupt request if the interrupt-enable bit, TX INT ENA (SCICL2.0), is also set. TXRDY is set to 1 by enabling the SW RESET bit (SCICL2.15) or by a system reset.</p> <p>Reset type: SYSRSn 0h (R/W) = SCITXBUF is full 1h (R/W) = SCITXBUF is ready to receive the next character</p> |
| 6 | TXEMPTY | R | 1h | <p>Transmitter empty flag. This flag's value indicates the contents of the transmitter's buffer register (SCITXBUF) and shift register (TXSHF). An active SW RESET (SCICL2.15), or a system reset, sets this bit. This bit does not cause an interrupt request.</p> <p>Reset type: SYSRSn 0h (R/W) = Transmitter buffer or shift register or both are loaded with data 1h (R/W) = Transmitter buffer and shift registers are both empty</p> |
| 5-2 | RESERVED | R | 0h | Reserved |
| 1 | RXBKINTENA | R/W | 0h | <p>Receiver-buffer/break interrupt enable. This bit controls the interrupt request caused by either the RXRDY flag or the BRKDT flag (bits SCIRXST.6 and .5) being set. However, RX/BK INT ENA does not prevent the setting of these flags.</p> <p>Reset type: SYSRSn 0h (R/W) = Disable RXRDY/BRKDT interrupt 1h (R/W) = Enable RXRDY/BRKDT interrupt</p> |

Table 21-12. SCICL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 0 | TXINTENA | R/W | 0h | <p>SCITXBUF-register interrupt enable. This bit controls the interrupt request caused by the setting of TXRDY flag bit (SCICL2.7). However, it does not prevent the TXRDY flag from being set (which indicates SCITXBUF is ready to receive another character).</p> <p>0 Disable TXRDY interrupt 1 Enable TXRDY interrupt.</p> <p>In non-FIFO mode, a dummy (or a valid) data has to be written to SCITXBUF for the first transmit interrupt to occur. This is the case when you enable the transmit interrupt for the first time and also when you re-enable (disable and then enable) the transmit interrupt. If TXINTENA is enabled after writing the data to SCITXBUF, it will not generate an interrupt.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Disable TXRDY interrupt 1h (R/W) = Enable TXRDY interrupt</p> |

21.15.2.6 SCIRXST Register (Offset = 5h) [Reset = 0000h]

SCIRXST is shown in [Figure 21-16](#) and described in [Table 21-13](#).

Return to the [Summary Table](#).

SCIRXST contains seven bits that are receiver status flags (two of which can generate interrupt requests). Each time a complete character is transferred to the receiver buffers (SCIRXEMU and SCIRXBUF), the status flags are updated.

Figure 21-16. SCIRXST Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|-------|-------|------|------|------|--------|----------|
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXERROR | RXRDY | BRKDT | FE | OE | PE | RXWAKE | RESERVED |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h |

Table 21-13. SCIRXST Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|-------------|
| 15-8 | RESERVED | R | 0h | Reserved |

Table 21-13. SCIRXST Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|---|
| 7 | RXERROR | R | 0h | <p>SCI receiver error flag.</p> <p>The RX ERROR flag indicates that one of the error flags in the receiver status register is set. RX ERROR is a logical OR of the break detect, framing error, overrun, and parity error enable flags (bits 5-2: BRKDT, FE, OE, and PE).</p> <p>A 1 on this bit will cause an interrupt if the RX ERR INT ENA bit (SCICL1.6) is set. This bit can be used for fast error-condition checking during the interrupt service routine. This error flag cannot be cleared directly</p> <p>it is cleared by an active SW RESET, channel reset (SCIRST), or by a system reset.</p> <p>Note: SCI Module Interrupt Reaction Time - Occasional BRKDT or other errors such as FE/PE being triggered could occur if there are tight timings occurring in the application.</p> <p>Interrupts are not triggered until approximately 7/8 of the stop bit has been detected (~0.875 bit time). Actual value of this delay before ISR entry is: ((7*BAUD_CLK_PERIOD)/8+3*SYSCLK_PERIOD).</p> <p>The SCI will not begin reading additional bits/characters until the RX ISR completes so it is critical to complete the ISR before the next byte's start bit begins. This leaves approximately 1/8 bit time (~0.125 bit time) to complete the entire ISR, regardless of interrupt cause.</p> <p>If the ISR is not completed before the beginning of the next start bit (before the RX line goes low again), the SCI module will begin reading the start bit late in the wrong location and therefore may read all bits incorrectly until the next correctly aligned start bit (when ISR has sufficient time to process before a start bit again).</p> <p>Recommended methods for avoiding errors (to accommodate for the 0.875 bit time required for ISR to begin):</p> <ol style="list-style-type: none"> 1. Keep the RX ISR short. The RX ISR should only be used to move data in the FIFO/buffer into memory where it can be processed in another, less time-critical function. 2. Avoid excessive nesting of other interrupts within the SCI RX ISR. Do not allow the nesting to delay SCI RX ISR completion past the ~0.125 bit time window allowed. 3. If additional time (more than the ~0.125 bit time) is required, delay can be added in the other device's firmware before transmitting additional data to the C2000 device's SCI RX pin. Delays can be added to the other device as follows: <ul style="list-style-type: none"> A. Sending bytes with 2 stop bits to the C2000 device provides ~1.125 bit time of processing time for C2000 RX ISR to complete. B. Adding manual delay in the firmware of the other device transmitting to the C2000 device after every BYTE transmitted will provide (delay + ~0.125 bit time) processing time for the C2000 RX ISR to complete. C. Adding manual delay in the firmware of the other device transmitting to the C2000 device after every C2000 RX INTERRUPT occurs will provide (delay + ~0.125 bit time) processing time for the C2000 RX ISR to complete. This is more difficult to implement as it requires the other device to predict when its transmitted data will trigger an RX interrupt on the C2000 device. Examples of things that can trigger an RX interrupt are RX-FIFO level being reached, BRKDT being sent, RXERROR occurring, etc. <p>Reset type: SYSRSn</p> <p>0h (R/W) = No error flags set 1h (R/W) = Error flag(s) set</p> |
| 6 | RXRDY | R | 0h | <p>SCI receiver-ready flag.</p> <p>When a new character is ready to be read from the SCIRXBUF register, the receiver sets this bit, and a receiver interrupt is generated if the RX/BK INT ENA bit (SCICL2.1) is a 1. RXRDY is cleared by a reading of the SCIRXBUF register, by an active SW RESET, channel reset (SCIRST), or by a system reset.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No new character in SCIRXBUF 1h (R/W) = Character ready to be read from SCIRXBUF</p> |

Table 21-13. SCIRXST Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 5 | BRKDT | R | 0h | <p>SCI break-detect flag.</p> <p>The SCI sets this bit when a break condition occurs. A break condition occurs when the SCI receiver data line (SCIRXD) remains continuously low for at least 9.625 bits, beginning after a missing first stop bit. If the SCIRX line goes high at any point during the 9.625 bits then the SCI will not flag a break detect. In order to trigger the first stop bit missed, the typical method is to hold the RX line low for 1 start bit, 8 data bits, 1 optional address bit, 1 optional parity bit, 1 stop bit, and 9.625 bits of additional time held low. This is a total of 19.625 (no parity/address bit), 20.625 (either parity or address bit), or 21.625 (both parity and address bit) bit times.</p> <p>To instead detect a 'break seq' or 'break sequence' of 11 bits of low voltage level (0), ISR code can use the following combination of flags and received data: FE==1 & PE==1 & SCIRXBUF.SAR (received character)==0x00. This assumes parity enabled and odd parity set. With even parity, PE==0 instead. The detection of 11 bits of low/0 can be reduced to 10 bits of low if no parity bit is used (then PE flag does not matter to detect the sequence).</p> <p>The occurrence of a break causes a receiver interrupt to be generated if the RX/BK INT ENA bit is a 1, but it does not cause the receiver buffer to be loaded.</p> <p>A BRKDT interrupt can occur even if the receiver SLEEP bit is set to 1.</p> <p>BRKDT is cleared by an active SW RESET, SCIRST bit, or by a system reset. It is not cleared by receipt of a character after the break is detected.</p> <p>If Break Detect (BRKDT) is set, then RXRDY won't be set and there will be no further interrupts after the first interrupt where there is an error detected if a SW reset, channel reset, or system reset is not performed. In order to receive more characters, the SCI must be reset by toggling the SW RESET bit, channel reset (SCIRST), or by a system reset.</p> <p>NOTE: If your system is susceptible to break detects, ensure that you have a pull-up resistor on the SCI-RX pin to provide proper return-to-high signal behavior and noise immunity.</p> <p>NOTE: To monitor a break detect, place an oscilloscope on the C2000 SCI-RX line and monitor for a low-signal greater than 9.625 bits wide. If this is found and a break is not expected, please correct the software in the other device that is transmitting to this C2000 device. There should never be a low-signal greater than 9.625 bits wide on the SCI-RX line of the C2000 device unless a break detect is being transmitted purposely.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No break condition 1h (R/W) = Break condition occurred</p> |
| 4 | FE | R | 0h | <p>SCI framing-error flag.</p> <p>The SCI sets this bit when an expected stop bit is not found. Only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. The FE bit is reset by a clearing of the SW RESET bit, channel reset (SCIRST), or by a system reset. NOTE: FE will be flagged prior to BRKDT, except when RX is in sleep mode.</p> <p>In sleep mode, when there is no RX WAKEUP and RXD line is low for greater than 10 bits, BRKDT will be flagged while FE will not be flagged.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No framing error detected 1h (R/W) = Framing error detected</p> |

Table 21-13. SCIRXST Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 3 | OE | R | 0h | <p>SCI overrun-error flag. The SCI sets this bit when a character is transferred into registers SCIRXEMU and SCIRXBUF before the previous character is fully read by the CPU or DMAC. The previous character is overwritten and lost. The OE flag bit is reset by an active SW RESET, channel reset (SCIRST), or a system reset.</p> <p>Reset type: SYSRSn 0h (R/W) = No overrun error detected 1h (R/W) = Overrun error detected</p> |
| 2 | PE | R | 0h | <p>SCI parity-error flag. This flag bit is set when a character is received with a mismatch between the number of 1s and its parity bit. The address bit is included in the calculation. If parity generation and detection is not enabled, the PE flag is disabled and read as 0. The PE bit is reset by an active SW RESET, channel reset (SCIRST), or a system reset.</p> <p>Reset type: SYSRSn 0h (R/W) = No parity error or parity is disabled 1h (R/W) = Parity error is detected</p> |
| 1 | RXWAKE | R | 0h | <p>Receiver wake-up-detect flag Reset type: SYSRSn 0h (R/W) = No detection of a receiver wake-up condition 1h (R/W) = A value of 1 in this bit indicates detection of a receiver wake-up condition. In the address-bit multiprocessor mode (SCICCR.3 = 1), RXWAKE reflects the value of the address bit for the character contained in SCIRXBUF. In the idle-line multiprocessor mode, RXWAKE is set if the SCIRXD data line is detected as idle. RXWAKE is a read-only flag, cleared by one of the following:</p> <ul style="list-style-type: none"> - The transfer of the first byte after the address byte to SCIRXBUF (only in non-FIFO mode) - The reading of SCIRXBUF - An active SW RESET - Channel reset (SCIRST) - A system reset |
| 0 | RESERVED | R | 0h | Reserved |

21.15.2.7 SCIRXEMU Register (Offset = 6h) [Reset = 0000h]

SCIRXEMU is shown in [Figure 21-17](#) and described in [Table 21-14](#).

Return to the [Summary Table](#).

Normal SCI data-receive operations read the data received from the SCIRXBUF register. The SCIRXEMU register is used principally by the emulator (EMU) because it can continuously read the data received for screen updates without clearing the RXRDY flag. SCIRXEMU is cleared by a system reset. This is the register that should be used in an emulator watch window to view the contents of the SCIRXBUF register. SCIRXEMU is not physically implemented. It is just a different address location to access the SCIRXBUF register without clearing the RXRDY flag.

Figure 21-17. SCIRXEMU Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ERXDT | | | | | | | |
| R-0h | | | | | | | |

Table 21-14. SCIRXEMU Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | ERXDT | R | 0h | Receive emulation buffer data Reset type: SYSRSn |

21.15.2.8 SCIRXBUF Register (Offset = 7h) [Reset = 0000h]

SCIRXBUF is shown in [Figure 21-18](#) and described in [Table 21-15](#).

Return to the [Summary Table](#).

When the current data received is shifted from RXSHF to the receiver buffer, flag bit RXRDY is set and the data is ready to be read. If the RXBKINTENA bit (SCICTL2.1) is set, this shift also causes an interrupt. When SCIRXBUF is read, the RXRDY flag is reset. SCIRXBUF is cleared by a system reset.

Figure 21-18. SCIRXBUF Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|---------|----|-----|----------|----|---|---|
| SCIFFFE | SCIFFPE | | | RESERVED | | | |
| R-0h | R-0h | | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | SAR | | | | |
| | | | | R-0h | | | |

Table 21-15. SCIRXBUF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15 | SCIFFFE | R | 0h | <p>SCIFFFE. SCI FIFO Framing error flag bit (applicable only if the FIFO is enabled) Note: 'SCIFFFE' is meant to serve as a flag for the specific set of data being received/read in the SCIRXBUF register. Each set of data received into the FIFO will have this information. The 'FE' bit within the SCIRXST register can be thought off as high level error flag where the flag will get set if any data that has been received has a framing error. Reset type: SYSRSn 0h (R/W) = No frame error occurred while receiving the character, in bits 7-0. This bit is associated with the character on the top of the FIFO. 1h (R/W) = A frame error occurred while receiving the character in bits 7-0. This bit is associated with the character on the top of the FIFO.</p> |
| 14 | SCIFFPE | R | 0h | <p>SCIFFPE. SCI FIFO parity error flag bit (applicable only if the FIFO is enabled) Note: 'SCIFFPE' is meant to serve as a flag for the specific set of data being received/read in the SCIRXBUF register. Each set of data received into the FIFO will have this information. The 'PE' bit within the SCIRXST register can be thought off as high level error flag where the flag will get set if any data that has been received has a parity error. Note: If the parity is changed in the middle of data reception, the SCI module will not reinterpret the data with the new parity or other settings that may have changed. Therefore, changing the parameter, the FIFO should be cleared or the user should acknowledge that there will most likely be errors in the data caused by the change. Note: If RX parity errors are occurring intermittently this could be due to the length of the SCI ISR. To help prevent this, ensure that interrupt nesting is limited, increase the SCI interrupt priority, and move as much of the processing as possible out of the ISR (to reduce ISR time to the absolute minimum). Reset type: SYSRSn 0h (R/W) = No parity error occurred while receiving the character, in bits 7-0. This bit is associated with the character on the top of the FIFO. 1h (R/W) = A parity error occurred while receiving the character in bits 7-0. This bit is associated with the character on the top of the FIFO.</p> |
| 13-8 | RESERVED | R | 0h | Reserved |

Table 21-15. SCIRXBUF Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 7-0 | SAR | R | 0h | Receive Character bits Reset type: SYSRSn |

21.15.2.9 SCITXBUF Register (Offset = 9h) [Reset = 0000h]

SCITXBUF is shown in [Figure 21-19](#) and described in [Table 21-16](#).

Return to the [Summary Table](#).

Data bits to be transmitted are written to SCITXBUF. These bits must be rightjustified because the leftmost bits are ignored for characters less than eight bits long. The transfer of data from this register to the TXSHF transmitter shift register sets the TXRDY flag (SCICTRL2.7), indicating that SCITXBUF is ready to receive another set of data. If bit TXINTENA (SCICTRL2.0) is set, this data transfer also causes an interrupt.

Figure 21-19. SCITXBUF Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXDT | | | | | | | |
| R/W-0h | | | | | | | |

Table 21-16. SCITXBUF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | TXDT | R/W | 0h | Transmit data buffer Reset type: SYSRSn |

21.15.2.10 SCIFFTX Register (Offset = Ah) [Reset = A000h]

SCIFFTX is shown in [Figure 21-20](#) and described in [Table 21-17](#).

Return to the [Summary Table](#).

SCIFFTX controls the transmit FIFO interrupt, FIFO enhancements, and reset for the SCI transmit and receive channels.

Figure 21-20. SCIFFTX Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|------------|-------------|----|----|--------|---|---|
| SCIRST | SCIFFENA | TXFIFORESET | | | TXFFST | | |
| R/W-1h | R/W-0h | R/W-1h | | | R-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXFFINT | TXFFINTCLR | TXFFIENA | | | TXFFIL | | |
| R-0h | R-0/W1S-0h | R/W-0h | | | R/W-0h | | |

Table 21-17. SCIFFTX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|--|
| 15 | SCIRST | R/W | 1h | SCI Reset 0 A write of 0 will cause a SW RESET + a RESET of TXFFINT and RXFFINT, essentially clearing TX/RX FIFO content. The SCI will be held in reset until a write of 1. Additionally it resets the RXFFOVF, PE, OE, FE, RXERROR, BRKDET, RXRDY, and RXWAKE flags. It will also set TXRDY and TXEMPTY bits as 1. 1 SCI FIFO can resume transmit or receive. SCIRST should be 1 even for Autobaud logic to work. Reset type: SYSRSn |
| 14 | SCIFFENA | R/W | 0h | SCI FIFO enable Reset type: SYSRSn 0h (R/W) = SCI FIFO enhancements are disabled 1h (R/W) = SCI FIFO enhancements are enabled |
| 13 | TXFIFORESET | R/W | 1h | Transmit FIFO reset Reset type: SYSRSn 0h (R/W) = Reset the FIFO pointer to zero and hold in reset 1h (R/W) = Re-enable transmit FIFO operation |
| 12-8 | TXFFST | R | 0h | FIFO status Reset type: SYSRSn 0h (R/W) = Transmit FIFO is empty 1h (R/W) = Transmit FIFO has 1 words 2h (R/W) = Transmit FIFO has 2 words 3h (R/W) = Transmit FIFO has 3 words 4h (R/W) = Transmit FIFO has 4 words 5h (R/W) = Transmit FIFO has 5 words 6h (R/W) = Transmit FIFO has 6 words 7h (R/W) = Transmit FIFO has 7 words 8h (R/W) = Transmit FIFO has 8 words 9h (R/W) = Transmit FIFO has 9 words Ah (R/W) = Transmit FIFO has 10 words Bh (R/W) = Transmit FIFO has 11 words Ch (R/W) = Transmit FIFO has 12 words Dh (R/W) = Transmit FIFO has 13 words Eh (R/W) = Transmit FIFO has 14 words Fh (R/W) = Transmit FIFO has 15 words 10h (R/W) = Transmit FIFO has 16 words |
| 7 | TXFFINT | R | 0h | Transmit FIFO interrupt Reset type: SYSRSn 0h (R/W) = TXFIFO interrupt has not occurred, read-only bit 1h (R/W) = TXFIFO interrupt has occurred, read-only bit |

Table 21-17. SCIFFTX Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 6 | TXFFINTCLR | R-0/W1S | 0h | Transmit FIFO clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on TXFIFINT flag bit, Bit reads back a zero 1h (R/W) = Write 1 to clear TXFFINT flag in bit 7 |
| 5 | TXFFIENA | R/W | 0h | Transmit FIFO interrupt enable Reset type: SYSRSn 0h (R/W) = TX FIFO interrupt is disabled 1h (R/W) = TX FIFO interrupt is enabled. This interrupt is triggered whenever the transmit FIFO status (TXFFST) bits match (equal to or less than) the interrupt trigger level bits TXFFIL (bits 4-0). |
| 4-0 | TXFFIL | R/W | 0h | TXFFIL4-0 Transmit FIFO interrupt level bits. The transmit FIFO generates an interrupt whenever the FIFO status bits (TXFFST4-0) are less than or equal to the FIFO level bits (TXFFIL4-0). The maximum value that can be assigned to these bits to generate an interrupt cannot be more than the depth of the TX FIFO. The default value of these bits after reset is 00000b. Users should set TXFFIL to best fit their application needs by weighing between the CPU overhead to service the ISR and the best possible usage of SCI bus bandwidth. Reset type: SYSRSn |

21.15.2.11 SCIFFRX Register (Offset = Bh) [Reset = 201Fh]

SCIFFRX is shown in [Figure 21-21](#) and described in [Table 21-18](#).

Return to the [Summary Table](#).

SCIFFRX controls the receive FIFO interrupt, receive FIFO reset, and status of the receive FIFO overflow.

Figure 21-21. SCIFFRX Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|------------|-------------|----|----|---------|---|---|
| RXFFOVF | RXFFOVRCLR | RXFIFORESET | | | RXFFST | | |
| R-0h | R-0/W1S-0h | R/W-1h | | | R-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXFFINT | RXFFINTCLR | RXFFIENA | | | RXFFIL | | |
| R-0h | W-0h | R/W-0h | | | R/W-1Fh | | |

Table 21-18. SCIFFRX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------------|---------|-------|---|
| 15 | RXFFOVF | R | 0h | Receive FIFO overflow. This will function as flag, but cannot generate interrupt by itself. This condition will occur while receive interrupt is active. Receive interrupts should service this flag condition. This bit is cleared by RXFFOVRCLR, a channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = Receive FIFO has not overflowed, read-only bit 1h (R/W) = Receive FIFO has overflowed, read-only bit. More than 16 words have been received in to the FIFO, and the first received word is lost |
| 14 | RXFFOVRCLR | R-0/W1S | 0h | RXFFOVF clear Note: Both RXFFIL and RXFFOVF flags are ORed together, so they need to be cleared at the same time (RXFFINTCLR & RXFFOVRCLR) during overflow scenarios else it will prevent further interrupts from occurring. Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFFOVF flag bit, Bit reads back a zero 1h (R/W) = Write 1 to clear RXFFOVF flag in bit 15 |
| 13 | RXFIFORESET | R/W | 1h | Receive FIFO reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Re-enable receive FIFO operation |

Table 21-18. SCIFFRX Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 12-8 | RXFFST | R | 0h | FIFO status Reset type: SYSRSn 0h (R/W) = Receive FIFO is empty 1h (R/W) = Receive FIFO has 1 words 2h (R/W) = Receive FIFO has 2 words 3h (R/W) = Receive FIFO has 3 words 4h (R/W) = Receive FIFO has 4 words 5h (R/W) = Receive FIFO has 5 words 6h (R/W) = Receive FIFO has 6 words 7h (R/W) = Receive FIFO has 7 words 8h (R/W) = Receive FIFO has 8 words 9h (R/W) = Receive FIFO has 9 words Ah (R/W) = Receive FIFO has 10 words Bh (R/W) = Receive FIFO has 11 words Ch (R/W) = Receive FIFO has 12 words Dh (R/W) = Receive FIFO has 13 words Eh (R/W) = Receive FIFO has 14 words Fh (R/W) = Receive FIFO has 15 words 10h (R/W) = Receive FIFO has 16 words |
| 7 | RXFFINT | R | 0h | Receive FIFO interrupt Reset type: SYSRSn 0h (R/W) = RXFIFO interrupt has not occurred, read-only bit 1h (R/W) = RXFIFO interrupt has occurred, read-only bit |
| 6 | RXFFINTCLR | W | 0h | Receive FIFO interrupt clear Note: Both RXFFIL and RXFFOVF flags are ORed together, so they need to be cleared at the same time (RXFFINTCLR & RXFFOVRCLEAR) during overflow scenarios else it will prevent further interrupts from occurring. Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFIFINT flag bit. Bit reads back a zero. 1h (R/W) = Write 1 to clear RXFFINT flag in bit 7 |
| 5 | RXFFIENA | R/W | 0h | Receive FIFO interrupt enable Reset type: SYSRSn 0h (R/W) = RX FIFO interrupt is disabled 1h (R/W) = RX FIFO interrupt is enabled. This interrupt is triggered whenever the receive FIFO status (RXFFST) bits match (equal to or greater than) the interrupt trigger level bits RXFFIL (bits 4-0). |
| 4-0 | RXFFIL | R/W | 1Fh | Receive FIFO interrupt level bits The receive FIFO generates an interrupt whenever the FIFO status bits (RXFFST4-0) are greater than or equal to the FIFO level bits (RXFFIL4-0). The maximum value that can be assigned to these bits to generate an interrupt cannot be more than the depth of the RX FIFO. The default value of these bits after reset is 11111b. Users should set RXFFIL to best fit their application needs by weighing between the CPU overhead to service the ISR and the best possible usage of received SCI data. Reset type: SYSRSn |

21.15.2.12 SCIFFCT Register (Offset = Ch) [Reset = 0000h]

SCIFFCT is shown in [Figure 21-22](#) and described in [Table 21-19](#).

Return to the [Summary Table](#).

SCIFFCT contains the status of auto-baud detect, clears the auto-baud flag, and calibrate for A-detect bit.

Figure 21-22. SCIFFCT Register

| | | | | | | | |
|---------|--------|--------|----|----|----------|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| ABD | ABDCLR | CDC | | | RESERVED | | |
| R-0h | W-0h | R/W-0h | | | R-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FFTXDLY | | | | | | | |
| R/W-0h | | | | | | | |

Table 21-19. SCIFFCT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15 | ABD | R | 0h | Auto-baud detect (ABD) bit Reset type: SYSRSn 0h (R/W) = Auto-baud detection is not complete. 'A','a' character has not been received successfully. 1h (R/W) = Auto-baud hardware has detected 'A' or 'a' character on the SCI receive register. Auto-detect is complete. |
| 14 | ABDCLR | W | 0h | ABD-clear bit Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on ABD flag bit. Bit reads back a zero. 1h (R/W) = Write 1 to clear ABD flag in bit 15. |
| 13 | CDC | R/W | 0h | CDC calibrate A-detect bit Reset type: SYSRSn 0h (R/W) = Disables auto-baud alignment 1h (R/W) = Enables auto-baud alignment |
| 12-8 | RESERVED | R | 0h | Reserved |
| 7-0 | FFTXDLY | R/W | 0h | FIFO transfer delay. These bits define the delay between every transfer from FIFO transmit buffer to transmit shift register. The delay is defined in the number of SCI serial baud clock cycles. The 8 bit register could define a minimum delay of 0 baud clock cycles and a maximum of 256 baud clock cycles In FIFO mode, the buffer (TXBUF) between the shift register and the FIFO should be filled only after the shift register has completed shifting of the last bit. This is required to pass on the delay between transfers to the data stream. In FIFO mode, TXBUF should not be treated as one additional level of buffer. The delayed transmit feature will help to create an auto-flow scheme without RTS/CTS controls as in standard UARTS. When SCI is configured for one stop-bit, delay introduced by FFTXDLY between one frame and the next frame is equal to number of baud clock cycles that FFTXDLY is set to. When SCI is configured for two stop-bits, delay introduced by FFTXDLY between one frame and the next frame is equal to number of baud clock cycles that FFTXDLY is set to minus 1. Reset type: SYSRSn |

21.15.2.13 SCIPRI Register (Offset = Fh) [Reset = 0000h]

SCIPRI is shown in [Figure 21-23](#) and described in [Table 21-20](#).

Return to the [Summary Table](#).

SCIPRI determines what happens when an emulation suspend event occurs.

Figure 21-23. SCIPRI Register

| | | | | | | | |
|----------|----|----|----------|--------|----|----------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | FREESOFT | | | RESERVED | |
| R-0h | | | | R/W-0h | | | R-0h |

Table 21-20. SCIPRI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-5 | RESERVED | R | 0h | Reserved |
| 4-3 | FREESOFT | R/W | 0h | These bits determine what occurs when an emulation suspend event occurs (for example, when the debugger hits a breakpoint). The peripheral can continue whatever it is doing (free-run mode), or if in stop mode, it can either stop immediately or stop when the current operation (the current receive/transmit sequence) is complete. Reset type: SYSRSn 0h (R/W) = Immediate stop on suspend 1h (R/W) = Complete current receive/transmit sequence before stopping 2h (R/W) = Free run 3h (R/W) = Free run |
| 2-0 | RESERVED | R | 0h | Reserved |

21.15.3 SCI Registers to Driverlib Functions

Table 21-21. SCI Registers to Driverlib Functions

| File | Driverlib Function |
|----------------|-------------------------------|
| SCICCR | |
| sci.c | SCI_setConfig |
| sci.h | SCI_setParityMode |
| sci.h | SCI_getParityMode |
| sci.h | SCI_setAddrMultiProcessorMode |
| sci.h | SCI_setIdleMultiProcessorMode |
| sci.h | SCI_getConfig |
| sci.h | SCI_enableLoopback |
| sci.h | SCI_disableLoopback |
| SCICTL1 | |
| sci.c | SCI_enableInterrupt |
| sci.c | SCI_disableInterrupt |
| sci.c | SCI_setWakeFlag |
| sci.h | SCI_enableModule |
| sci.h | SCI_disableModule |
| sci.h | SCI_enableTxModule |
| sci.h | SCI_disableTxModule |

Table 21-21. SCI Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------|------------------------------|
| sci.h | SCI_enableRxModule |
| sci.h | SCI_disableRxModule |
| sci.h | SCI_enableSleepMode |
| sci.h | SCI_disableSleepMode |
| sci.h | SCI_performSoftwareReset |
| SCIHBAUD | |
| sci.c | SCI_setConfig |
| sci.c | SCI_setBaud |
| sci.h | SCI_lockAutobaud |
| sci.h | SCI_getConfig |
| SCILBAUD | |
| sci.c | SCI_setConfig |
| sci.c | SCI_setBaud |
| sci.h | SCI_lockAutobaud |
| sci.h | SCI_getConfig |
| SCICTL2 | |
| sci.c | SCI_enableInterrupt |
| sci.c | SCI_disableInterrupt |
| sci.c | SCI_getInterruptStatus |
| sci.h | SCI_isSpaceAvailableNonFIFO |
| sci.h | SCI_isTransmitterBusy |
| SCIRXST | |
| sci.c | SCI_getInterruptStatus |
| sci.h | SCI_isDataAvailableNonFIFO |
| sci.h | SCI_getRxStatus |
| SCIRXEMU | |
| - | |
| SCIRXBUF | |
| sci.c | SCI_readCharArray |
| sci.h | SCI_readCharBlockingFIFO |
| sci.h | SCI_readCharBlockingNonFIFO |
| sci.h | SCI_readCharNonBlocking |
| SCITXBUF | |
| sci.c | SCI_writeCharArray |
| sci.h | SCI_writeCharBlockingFIFO |
| sci.h | SCI_writeCharBlockingNonFIFO |
| sci.h | SCI_writeCharNonBlocking |
| SCIFFTX | |
| sci.c | SCI_enableInterrupt |
| sci.c | SCI_disableInterrupt |
| sci.c | SCI_getInterruptStatus |
| sci.c | SCI_clearInterruptStatus |
| sci.h | SCI_setFIFOInterruptLevel |
| sci.h | SCI_getFIFOInterruptLevel |
| sci.h | SCI_disableModule |

Table 21-21. SCI Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------|---------------------------|
| sci.h | SCI_enableFIFO |
| sci.h | SCI_disableFIFO |
| sci.h | SCI_isFIFOEnabled |
| sci.h | SCI_resetTxFIFO |
| sci.h | SCI_resetChannels |
| sci.h | SCI_getTxFIFOStatus |
| sci.h | SCI_isTransmitterBusy |
| SCIFFRX | |
| sci.c | SCI_enableInterrupt |
| sci.c | SCI_disableInterrupt |
| sci.c | SCI_getInterruptStatus |
| sci.c | SCI_clearInterruptStatus |
| sci.h | SCI_setFIFOInterruptLevel |
| sci.h | SCI_getFIFOInterruptLevel |
| sci.h | SCI_enableFIFO |
| sci.h | SCI_resetRxFIFO |
| sci.h | SCI_getRxFIFOStatus |
| sci.h | SCI_getOverflowStatus |
| sci.h | SCI_clearOverflowStatus |
| SCIFFCT | |
| sci.h | SCI_lockAutobaud |
| SCIPRI | |
| - | |

Chapter 22

Serial Peripheral Interface (SPI)



This chapter describes the serial peripheral interface (SPI) which is a high-speed synchronous serial input and output (I/O) port that allows a serial bit stream of programmed length (one to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communications between the MCU controller and external peripherals or another controller. Typical applications include external I/O or peripheral expansion using devices such as shift registers, display drivers, and analog-to-digital converters (ADCs). Multi-device communications are supported by the master or slave operation of the SPI. The port supports a 16-level, receive and transmit FIFO for reducing CPU servicing overhead.

| | |
|---|-------------|
| 22.1 Introduction..... | 2126 |
| 22.2 System-Level Integration..... | 2128 |
| 22.3 SPI Operation..... | 2131 |
| 22.4 Programming Procedure..... | 2141 |
| 22.5 Software..... | 2147 |
| 22.6 SPI Registers..... | 2148 |

22.1 Introduction

22.1.1 Features

The SPI module features include:

- SPISOMI: SPI slave-output/master-input pin
- SPISIMO: SPI slave-input/master-output pin
- SPISTE: SPI slave transmit-enable pin
- SPICLK: SPI serial-clock pin

Note

All four pins can be used as GPIO if the SPI module is not used.

- Two operational modes: Master and Slave
- Baud rate: 125 different programmable rates. The maximum baud rate that can be employed is limited by the maximum speed of the I/O buffers used on the SPI pins. See the device data sheet for more details.
- Data word length: 1 to 16 data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
 - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
 - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt- driven or polled algorithm
- 16-level transmit/receive FIFO
- High-speed mode
- Delayed transmit control
- 3-wire SPI mode
- SPISTE inversion for digital audio interface receive mode on devices with two SPI modules

22.1.2 SPI Related Collateral

Foundational Materials

- [C2000 Academy - SPI](#)
- [KeyStone Architecture Serial Peripheral Interface \(SPI\)](#)

Getting Started Materials

- [SPI: Microcontroller overview \(Video\)](#)

22.1.3 Block Diagram

Figure 22-1 shows the SPI CPU interfaces.




Figure 22-1. SPI CPU Interface

22.2 System-Level Integration

This section describes the various functionality that is applicable to the device integration. These features require configuration of other modules in the device that are not within the scope of this chapter.

22.2.1 SPI Module Signals

[Table 22-1](#) classifies and provides a summary of the SPI module signals.

Table 22-1. SPI Module Signal Summary

| Signal Name | Description |
|--------------------------|--|
| External Signals | |
| SPICLK | SPI clock |
| SPISIMO | SPI slave in, master out |
| SPISOMI | SPI slave out, master in |
| SPISTE | SPI slave transmit enable |
| Control | |
| SPI Clock Rate | LSPCLK |
| Interrupt Signals | |
| SPIINT/SPIRXINT | Transmit interrupt/ Receive Interrupt in non FIFO mode (referred to as SPIINT) Receive interrupt in FIFO mode |
| SPITXINT | Transmit interrupt in FIFO mode |

Special Considerations

The **SPISTE** signal provides the ability to gate any spurious clock and data pulses when the SPI is in slave mode. A HIGH logic signal on **SPISTE** does not allow the slave to receive data. This prevents the SPI slave from losing synchronization with the master. TI does not recommend that the **SPISTE** always be tied to the active state.

If the SPI slave does ever lose synchronization with the master, toggling SPISWRESET resets the internal bit counter as well as the various status flags in the module. By resetting the bit counter, the SPI interprets the next clock transition as the first bit of a new transmission. The register bit fields that are reset by SPISWRESET are found in [Section 22.6](#).

Configuring a GPIO to Emulate **SPISTE**

In many systems, a SPI master can be connected to multiple SPI slaves using multiple instances of **SPISTE**. Though this SPI module does not natively support multiple **SPISTE** signals, it is possible to emulate this behavior in software using GPIOs. In this configuration, the SPI must be configured as the master. Rather than using the GPIO Mux to select **SPISTE**, the application can configure pins to be GPIO outputs, one GPIO per SPI slave. Before transmitting any data, the application can drive the desired GPIO to the active state. Immediately after the transmission has been completed, the GPIO chip select can be driven to the inactive state. This process can be repeated for many slaves that share the SPICLK, SPISIMO, and SPISOMI lines.

22.2.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

22.2.2.1 GPIOs Required for High-Speed Mode

The high-speed mode of the SPI is available on all GPIO mux options. To enable the high-speed enhancements, set SPICCR.HS_MODE to 1. Make sure that the capacitive loading on the pin does not exceed the value stated in the device data sheet.

When not operating in high-speed mode or if the capacitive loading on the pins exceed the value stated in the device data sheet, SPICCR.HS_MODE can be set to 0.

22.2.3 SPI Interrupts

This section includes information on the available interrupts present in the SPI module. The SPI module contains two interrupt lines: SPIINT/SPIRXINT and SPITXINT. When the SPI is operating in non-FIFO mode, all available interrupts are routed together to generate the single SPIINT interrupt. When FIFO mode is used, both SPIRXINT and SPITXINT can be generated.

SPIINT/SPIRXINT

When the SPI is operating in non-FIFO mode, the interrupt generated is called SPIINT. If FIFO enhancements are enabled, the interrupt is called SPIRXINT. These interrupts share the same interrupt vector in the Peripheral Interrupt Expansion (PIE) block.

In non-FIFO mode, two conditions can trigger an interrupt: a transmission is complete (INT_FLAG), or there is overrun in the receiver (OVERRUN_FLAG). Both of these conditions share the same interrupt vector: SPIINT.

The transmission complete flag (INT_FLAG) indicates that the SPI has completed sending or receiving the last bit and is ready to be serviced. At the same time this bit is set, the received character is placed in the receiver buffer (SPIRXBUF). The INT_FLAG generates an interrupt on the SPIINT vector if the SPIINTENA bit is set.

The receiver overrun flag (OVERRUN_FLAG) indicates that a transmit or receive operation has completed before the previous character has been read from the buffer. The OVERRUN_FLAG generates an interrupt on the SPIINT vector if the OVERRUNINTENA bit is set and OVERRUN_FLAG was previously cleared.

In FIFO mode, the SPI can interrupt the CPU upon a match condition between the current receive FIFO status (RXFFST) and the receive FIFO interrupt level (RXFFIL). If RXFFST is greater than or equal to RXFFIL, the receive FIFO interrupt flag (RXFFINT) is set. SPIRXINT is triggered in the PIE block, if RXFFINT is set and the receive FIFO interrupt is enabled (RXFFIENA = 1).

SPITXINT

The SPITXINT interrupt is not available when the SPI is operating in non-FIFO mode.

In FIFO mode, the SPITXINT behavior is similar to the SPIRXINT. SPITXINT is generated upon a match condition between the current transmit FIFO status (TXFFST) and the transmit FIFO interrupt level (TXFFIL). If TXFFST is less than or equal to TXFFIL, the transmit FIFO interrupt flag (TXFFINT) is set. SPITXINT is triggered in the PIE block, if TXFFINT is set and the transmit FIFO interrupt is enabled in the SPI module (TXFFIENA = 1).

Figure 22-2 and Table 22-2 show how these control bits influence the SPI interrupt generation.




Figure 22-2. SPI Interrupt Flags and Enable Logic Generation

Table 22-2. SPI Interrupt Flag Modes

| FIFO Options | SPI Interrupt Source | Interrupt Flags | Interrupt Enables | FIFO Enable (SPIFFENA) | Interrupt Line ⁽¹⁾ |
|------------------|----------------------|-----------------|-------------------|------------------------|-------------------------------|
| SPI without FIFO | Receive overrun | RXOVRN | OVRNINTENA | 0 | SPIRXINT |
| | Data receive | SPIINT | SPIINTENA | 0 | SPIRXINT |
| | Transmit empty | SPIINT | SPIINTENA | 0 | SPIRXINT |
| SPI FIFO mode | FIFO receive | RXFFIL | RXFFIENA | 1 | SPIRXINT |
| | Transmit empty | TXFFIL | TXFFIENA | 1 | SPITXINT |

(1) In non-FIFO mode, SPIRXINT is the same name as the SPIINT interrupt in C28x devices.

22.3 SPI Operation

This section describes the various modes of operation of the SPI. Included are explanations of the operational modes, interrupts, data format, clock sources, and initialization. Typical timing diagrams for data transfers are given.

22.3.1 Introduction to Operation

Figure 22-3 shows typical connections of the SPI for communications between two controllers: a master and a slave.

The master transfers data by sending the SPICLK signal. For both the slave and the master, data is shifted out of the shift registers on one edge of the SPICLK and latched into the shift register on the opposite SPICLK clock edge. If the CLK_PHASE bit is high, data is transmitted and received a half-cycle before the SPICLK transition. As a result, both controllers send and receive data simultaneously. The application software determines whether the data is meaningful or dummy data. There are three possible methods for data transmission:

- Master sends data; slave sends dummy data.
- Master sends data; slave sends data.
- Master sends dummy data; slave sends data.

The master can initiate data transfer at any time because the master controls the SPICLK signal. The software, however, determines how the master detects when the slave is ready to broadcast data.

The SPI operates in master or slave mode. The MASTER_SLAVE bit selects the operating mode and the source of the SPICLK signal.




Figure 22-3. SPI Master/Slave Connection

22.3.2 Master Mode

In master mode (MASTER_SLAVE = 1), the SPI provides the serial clock on the SPICLK pin for the entire serial communications network. Data is output on the SPISIMO pin and latched from the SPISOMI pin.

The SPIBRR register determines both the transmit and receive bit transfer rate for the network. SPIBRR can select 125 different data transfer rates.

Data written to SPIDAT or SPITXBUF initiates data transmission on the SPISIMO pin, MSB (most-significant bit) first. Simultaneously, received data is shifted through the SPISOMI pin into the LSB (least-significant bit) of SPIDAT. When the selected number of bits has been transmitted, the received data is transferred to the SPIRXBUF (buffered receiver) for the CPU to read. Data is stored right-justified in SPIRXBUF.

When the specified number of data bits has been shifted through SPIDAT, the following events occur:

- SPIDAT contents are transferred to SPIRXBUF.
- INT_FLAG bit is set to 1.
- If there is valid data in the transmit buffer SPITXBUF, as indicated by the transmit buffer full flag (BUFFULL_FLAG), this data is transferred to SPIDAT and is transmitted; otherwise, SPICLK stops after all bits have been shifted out of SPIDAT.
- If the SPIINTENA bit is set to 1, an interrupt is asserted.

In a typical application, the SPISTE pin serves as a chip-enable pin for a SPI slave device. This pin is driven low by the master before transmitting data to the slave and is taken high after the transmission is complete.

Figure 22-4 is a block diagram of the SPI in master mode. The block diagram shows the basic control blocks available in SPI master mode.




Figure 22-4. SPI Module Master Configuration

22.3.3 Slave Mode

In slave mode (MASTER_SLAVE = 0), data shifts out on the SPISOMI pin and in on the SPISIMO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network master. The transfer rate is defined by this clock. The SPICLK input frequency can be no greater than the LSPCLK frequency divided by 4.

Data written to SPIDAT or SPITXBUF is transmitted to the network when appropriate edges of the SPICLK signal are received from the network master. A character written to the SPITXBUF register is copied to the SPIDAT register when all bits of the current character in SPIDAT have been shifted out. If no character was previously copied to SPIDAT, then any character written to SPITXBUF is immediately copied to SPIDAT. If a character was previously copied to SPIDAT, any data written to SPITXBUF is not copied to SPIDAT until the current character in SPIDAT has been shifted out. To receive data, the SPI waits for the network master to send the SPICLK signal and then shifts the data on the SPISIMO pin into SPIDAT. If data is to be transmitted by the slave simultaneously, and SPIDAT has not been previously loaded, the character must be written to SPITXBUF before the beginning of the SPICLK signal.

When the TALK bit is cleared, data transmission is disabled, and the output line (SPISOMI) is put into the high-impedance state. If this occurs while a transmission is active, the current character is completely transmitted even though SPISOMI is forced into the high-impedance state. This makes sure that the SPI is still able to

receive incoming data correctly. This TALK bit allows many slave devices to be tied together on the network, but only one slave at a time is allowed to drive the SPISOMI line.

The **SPISTE** pin operates as the slave-select pin. An active-low signal on the **SPISTE** pin allows the slave SPI to transfer data to the serial data line; an inactive-high signal causes the slave SPI serial shift register to stop and the serial output pin to be put into the high-impedance state. This allows many slave devices to be tied together on the network, although only one slave device is selected at a time.

Figure 22-5 is a block diagram of the SPI in slave mode. The block diagram shows the basic control blocks available in SPI slave mode.




Figure 22-5. SPI Module Slave Configuration

22.3.4 Data Format

The four-bit SPICHR register field specifies the number of bits in the data character (1 to 16). This information directs the state control logic to count the number of bits received or transmitted to determine when a complete character has been processed.

The following statements apply to characters with fewer than 16 bits:

- Data must be left-justified when written to SPIDAT and SPITXBUF.
- Data read back from SPIRXBUF is right-justified.
- SPIRXBUF contains the most recently received character, right-justified, plus any bits that remain from previous transmission(s) that have been shifted to the left (shown in [Example 22-1](#)).

Example 22-1. Transmission of Bit from SPIRXBUF

Conditions:

1. Transmission character length = 1 bit (specified in SPICHR bits)
2. The current value of SPIDAT = 737Bh

| SPIDAT (before transmission) | | | | | | | | | | | | | | | | |
|-------------------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|------------------|
| (TXed) 0 ← | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| SPIRXBUF (after transmission) | | | | | | | | | | | | | | | | |
| | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x ⁽¹⁾ |

(1) x = 1, if SPISOMI data is high; x = 0, if SPISOMI data is low; master mode is assumed.

22.3.5 Baud Rate Selection

The SPI module supports 125 different baud rates and four different clock schemes. Depending on whether the SPI clock is in slave or master mode, the SPICLK pin can receive an external SPI clock signal or provide the SPI clock signal, respectively.

- In the slave mode, the SPI clock is received on the SPICLK pin from the external source and can be no greater than the LSPCLK frequency divided by 4.
- In the master mode, the SPI clock is generated by the SPI and is output on the SPICLK pin and can be no greater than the LSPCLK frequency divided by 4.

Note

The baud rate must be configured to not exceed the maximum rated GPIO toggle frequency. Refer to the device data sheet for the maximum GPIO toggle frequency.

[Example 22-2](#) shows how to determine the SPI baud rates.

[Example 22-3](#) shows how to calculate the baud rate of the SPI module in standard SPI mode (HS_MODE = 0).

Example 22-2. Baud Rate Determination

For SPIBRR = 3 to 127:

$$\text{SPI Baud Rate} = \frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}$$

For SPIBRR = 0, 1, or 2:

$$\text{SPI Baud Rate} = \frac{\text{LSPCLK}}{4}$$

where:

LSPCLK = Low-speed peripheral clock frequency of the device

SPIBRR = Contents of the SPIBRR in the master SPI device

To determine what value to load into SPIBRR, you must know the device system clock (LSPCLK) frequency (that is device-specific) and the baud rate at which you are operating.

Example 22-3. Baud Rate Calculation in Non-High Speed Mode (HS_MODE = 0)

$$\begin{aligned}\text{SPI Baud Rate} &= \frac{\text{LSPCLK}}{\text{SPIBRR} + 1}, \quad \text{LSPCLK} = 50 \text{ MHz} \\ &= \frac{50 \times 10^6}{3 + 1} \\ &= 12.5 \text{ Mbps}\end{aligned}$$

22.3.6 SPI Clocking Schemes

The clock polarity select bit (CLKPOLARITY) and the clock phase select bit (CLK_PHASE) control four different clocking schemes on the SPICLK pin. CLKPOLARITY selects the active edge, either rising or falling, of the clock. CLK_PHASE selects a half-cycle delay of the clock. The four different clocking schemes are:


- Falling Edge Without Delay. The SPI transmits data on the falling edge of the SPICLK and receives data on the rising edge of the SPICLK.
- Falling Edge With Delay. The SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
- Rising Edge Without Delay. The SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
- Rising Edge With Delay. The SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.

The selection procedure for the SPI clocking scheme is shown in [Table 22-3](#). Examples of these four clocking schemes relative to transmitted and received data are shown in [Figure 22-6](#).

Table 22-3. SPI Clocking Scheme Selection Guide

| SPICLK Scheme | CLKPOLARITY ⁽¹⁾ | CLK_PHASE ⁽¹⁾ |
|----------------------------|----------------------------|--------------------------|
| Rising edge without delay | 0 | 0 |
| Rising edge with delay | 0 | 1 |
| Falling edge without delay | 1 | 0 |
| Falling edge with delay | 1 | 1 |

(1) The description of CLK_PHASE and CLKPOLARITY differs between manufacturers. For proper operation, select the desired waveform to determine the clock phase and clock polarity settings.



Note: Previous data bit

Figure 22-6. SPICLK Signal Options

SPICLK symmetry is retained only when the result of ($\text{SPIBRR} + 1$) is an even value. When ($\text{SPIBRR} + 1$) is an odd value and SPIBRR is greater than 3, SPICLK becomes asymmetrical. The low pulse of SPICLK is one LSPCLK cycle longer than the high pulse when CLKPOLARITY bit is clear (0). When CLKPOLARITY bit is set to 1, the high pulse of the SPICLK is one LSPCLK cycle longer than the low pulse, as shown in [Figure 22-7](#).




Figure 22-7. SPI: SPICLK-LSPCLK Characteristic when ($\text{BRR} + 1$) is Odd, $\text{BRR} > 3$, and $\text{CLKPOLARITY} = 1$

22.3.7 SPI FIFO Description

The following steps explain the FIFO features and help with programming the SPI FIFOs:

- Reset.** At reset the SPI powers up in standard SPI mode and the FIFO function is disabled. The FIFO registers SPIFFTX, SPIFFRX and SPIFFCT remain inactive.
- Standard SPI.** The standard 28x SPI mode works with SPIINT/SPIRXINT as the interrupt source.
- Mode change.** FIFO mode is enabled by setting the SPIFFENA bit to 1 in the SPIFFTX register. SPIRST can reset the FIFO mode at any stage of the operation.
- Active registers.** All the SPI registers and SPI FIFO registers SPIFFTX, SPIFFRX, and SPIFFCT are active.
- Interrupts.** FIFO mode has two interrupts: one for the transmit FIFO, SPITXINT; one for the receive FIFO, SPIRXINT. SPIRXINT is the common interrupt for SPI FIFO receive, receive error and receive FIFO overflow conditions. The single SPIINT for both transmit and receive sections of the standard SPI are disabled and this interrupt is serviced as SPI receive FIFO interrupt. For more information, refer to [Section 22.2.3](#).
- Buffers.** Transmit and receive buffers are each supplemented with a 16-word FIFO. The one-word transmit buffer (SPITXBUF) of the standard SPI functions as a transition buffer between the transmit FIFO and shift register. The one-word transmit buffer is loaded from transmit FIFO only after the last bit of the shift register is shifted out.
- Delayed transfer.** The rate at which transmit words in the FIFO are transferred to transmit shift register is programmable. The SPIFFCT register bits (7–0) FFTXDLY7–FTTXDLY0 define the delay between the word transfer. The delay is defined in number SPI serial clock cycles. The 8-bit register can define a minimum delay of 0 SPICLK cycles and a maximum of 255 SPICLK cycles. With zero delay, the SPI module can transmit data in continuous mode with the FIFO words shifting out back to back. With the 255 clock delay, the SPI module can transmit data in a maximum delayed mode with the FIFO words shifting out with a delay of 255 SPICLK cycles between each words. The programmable delay facilitates glueless interface to various slow SPI peripherals, such as EEPROMs, ADC, DAC, and so on.
- FIFO status bits.** Both transmit and receive FIFOs have status bits TXFFST or RXFFST that define the number of words available in the FIFOs at any time. The transmit FIFO reset bit (TXFIFO) and receive reset bit (RXFIFO) reset the FIFO pointers to zero when these bits are set to 1. The FIFOs resume operation from start once these bits are cleared to zero.
- Programmable interrupt levels.** Both transmit and receive FIFOs can generate CPU interrupts. The transmit interrupt (SPITXINT) is generated whenever the transmit FIFO status bits (TXFFST) match (less than or equal to) the interrupt trigger level bits (TXFFIL). The receive interrupt (SPIRXINT) is generated whenever the receive FIFO status bits (RXFFST) match (greater than or equal to) the interrupt trigger level RXFFIL. This provides a programmable interrupt trigger for transmit and receive sections of the SPI. The default value for these trigger level bits is 0x1111 for receive FIFO and 0x000000 for transmit FIFO, respectively.

22.3.8 SPI High-Speed Mode

The SPI module is capable of reaching full-duplex communication speeds up to LSPCLK/4 (where LSPCLK equals SYSCLK). For the maximum rated speed, refer to the device data sheet.

To achieve the maximum full-duplex speeds, the following restrictions are placed on the design:

- Single master to single slave configuration is supported.
- Loading on the pins must not exceed the value stated in the device data sheet.

When configuring the GPIOs to support high-speed mode, refer to [Section 22.2.2.1](#) for more information.

22.3.9 SPI 3-Wire Mode Description

SPI 3-wire mode allows for SPI communication over three pins instead of the normal four pins.

In master mode, if the TRIWIRE bit is set, enabling 3-wire SPI mode, SPISIMOX becomes the bi-directional SPIMOMIx (SPI master out, master in) pin, and SPISOMIx is no longer used by the SPI. In slave mode, if the TRIWIRE bit is set, SPISOMIx becomes the bi-directional SPISISOx (SPI slave in, slave out) pin, and SPISIMOX is no longer used by the SPI.

[Table 22-4](#) indicates the pin function differences between 3-wire and 4-wire SPI mode for a master and slave SPI.

Table 22-4. 4-wire versus 3-wire SPI Pin Functions

| 4-wire SPI | 3-wire SPI (Master) | 3-wire SPI (Slave) |
|------------|---------------------|--------------------|
| SPICLKx | SPICLKx | SPICLKx |
| SPISTEx | SPISTEx | SPISTEx |
| SPISIMOX | SPIMOMIx | Free |
| SPISOMIx | Free | SPISISOx |

Because in 3-wire mode, the receive and transmit paths within the SPI are connected, any data transmitted by the SPI module is also received. The application software must take care to perform a dummy read to clear the SPI data register of the additional received data.

The TALK bit plays an important role in 3-wire SPI mode. The bit must be set to transmit data and cleared prior to reading data. In master mode, to initiate a read, the application software must write dummy data to the SPI data register (SPIDAT or SPIRXBUF) while the TALK bit is cleared (no data is transmitted out the SPIMOMI pin) before reading from the data register.

[Figure 22-8](#) and [Figure 22-9](#) illustrate 3-wire master and slave mode.




Figure 22-8. SPI 3-wire Master Mode




Figure 22-9. SPI 3-wire Slave Mode

Table 22-5 indicates how data is received or transmitted in the various SPI modes while the TALK bit is set or cleared.

Table 22-5. 3-Wire SPI Pin Configuration

| Pin Mode | SPIPRI[TRIWIRE] | SPICTL[TALK] | SPISIMO | SPISOMI |
|-------------|-----------------|--------------|---------------------|---------------------|
| Master Mode | | | | |
| 4-wire | 0 | X | TX | RX |
| 3-pin mode | 1 | 0 | RX | Disconnect from SPI |
| | | 1 | TX/RX | |
| Slave Mode | | | | |
| 4-wire | 0 | X | RX | TX |
| 3-pin mode | 1 | 0 | Disconnect from SPI | RX |
| | | 1 | | TX/RX |

22.4 Programming Procedure

This section describes the procedure for configuring the SPI for the various modes of operation.

22.4.1 Initialization Upon Reset

A system reset forces the SPI peripheral into the following default configuration:

- Unit is configured as a slave module (MASTER_SLAVE = 0)
- Transmit capability is disabled (TALK = 0)
- Data is latched at the input on the falling edge of the SPICLK signal
- Character length is assumed to be one bit
- SPI interrupts are disabled
- Data in SPIDAT is reset to 0000h

22.4.2 Configuring the SPI

This section describes the procedure in which to configure the SPI module for operation. To prevent unwanted and unforeseen events from occurring during or as a result of initialization changes, clear the SPISWRESET bit before making initialization changes, and then set this bit after initialization is complete. While the SPI is held in reset (SPISWRESET = 0), configuration can be changed in any order. The following list shows the SPI configuration procedure in a logical order. However, the SPI registers can be written with single 16-bit writes, so the order is not required with the exception of SPISWRESET.

Note

Do not change the SPI configuration when communication is in progress.

To change the SPI configuration:

1. Clear the SPI Software Reset bit (SPISWRESET) to 0 to force the SPI to the reset state.
2. Configure the SPI as desired:
 - Select either master or slave mode (MASTER_SLAVE).
 - Choose SPICLK polarity and phase (CLKPOLARITY and CLK_PHASE).
 - Set the desired baud rate (SPIBRR).
 - Enable high-speed mode, if desired (HS_MODE).
 - Set the SPI character length (SPICHAR).
 - Clear the SPI Flags (OVERRUN_FLAG, INT_FLAG).
 - Enable SPISTE inversion (STEINV), if needed.
 - Enable 3-wire mode (TRIWIRE), if needed.
 - If using FIFO enhancements:
 - Enable the FIFO enhancements (SPIFFENA).
 - Clear the FIFO Flags (TXFFINTCLR, RXFFOVFCLR, and RXFFINTCLR).
 - Release transmit and receive FIFO resets (TXFIFO and RXFIFORESET).
 - Release SPI FIFO channels from reset (SPIRST).
3. If interrupts are used:
 - In non-FIFO mode, enable the receiver overrun and/or SPI interrupts (OVERRUNINTENA and SPIINTENA).
 - In FIFO mode, set the transmit and receive interrupt levels (TXFFIL and RXFFIL) then enable the interrupts (TXFFIENA and RXFFIENA).
4. Set SPISWRESET to 1 to release the SPI from the reset state.

22.4.3 Configuring the SPI for High-Speed Mode

To achieve the maximum rated speeds, the following settings must be made. This example assumes that the device is operating at 100MHz.

Set LSPCLK equal to SYSCLK:

```
C1kCfgRegs.LOSPCP.bit.LSPCLKDIV = 0;
```

Select the appropriate Pin Mux options in GPIO_CTRL_REGS.

During the SPI configuration procedure:

Set HS_MODE to 1.

```
SpiRegs.SPICCR.bit.HS_MODE = 0x1;
```

Set SPIBRR to 3. SPICLK = LSPCLK/(SPIBRR+1) = 25MHz

```
SpiRegs.SPIBRR = 0x3;
```


There are no other differences in the configuration from normal SPI operation. Sending and receiving data and interrupts operates without change.

22.4.4 Data Transfer Example

The timing diagram shown in [Figure 22-10](#) shows an SPI data transfer between two devices using a character length of five bits with the SPICLK being symmetrical.

The timing diagram with SPICLK asymmetrical ([Figure 22-7](#)) shares similar characterizations with [Figure 22-10](#) except that the data transfer is one LSPCLK cycle longer per bit during the low pulse (CLKPOLARITY = 0) or during the high pulse (CLKPOLARITY = 1) of the SPICLK.

[Figure 22-10](#) is applicable for 8-bit SPI only and is not for C28x devices that are capable of working with 16-bit data. The figure is shown for illustrative purposes only.



- Slave writes 0D0h to SPIDAT and waits for the master to shift out the data.
- Master sets the slave SPISTE signal low (active).
- Master writes 058h to SPIDAT, which starts the transmission procedure.
- First byte is finished and sets the interrupt flags.
- Slave reads 0Bh from the SPIRXBUF (right-justified).
- Slave writes 04Ch to SPIDAT and waits for the master to shift out the data.
- Master writes 06Ch to SPIDAT, which starts the transmission procedure.
- Master reads 01Ah from the SPIRXBUF (right-justified).
- Second byte is finished and sets the interrupt flags.
- Master reads 89h and the slave reads 8Dh from the respective SPIRXBUF. After the user software masks off the unused bits, the master receives 09h and the slave receives 0Dh.
- Master clears the slave SPISTE signal high (inactive).

Figure 22-10. Five Bits per Character

22.4.5 SPI 3-Wire Mode Code Examples

In addition to the normal SPI initialization, to configure the SPI module for 3-wire mode, the TRIWIRE bit (SPIPRI.0) must be set to 1. After initialization, there are several considerations to take into account when transmitting and receiving data in 3-wire master and slave mode. The following examples demonstrate these considerations.

In 3-wire master mode, SPICLKx, SPISTEx, and SPISIMIx pins must be configured as SPI pins (SPISIMIx pin can be configured as non-SPI pin). When the master transmits, the master receives the data the master transmits (because SPISIMIx and SPISIMIx are connected internally in 3-wire mode). Therefore, the junk data received must be cleared from the receive buffer every time data is transmitted.

Example 22-4. 3-Wire Master Mode Transmit

```
uint16 data;
uint16 dummy;
SpiaRegs.SPICTL.bit.TALK = 1;           // Enable Transmit path
SpiaRegs.SPITXBUF = data; // Master transmits data
while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // waits until data rx'd
dummy = SpiaRegs.SPIRXBUF;               // Clears junk data because
                                         // rx'd same data as tx'd
```

To receive data in 3-wire master mode, the master must clear the TALK (SPICTL.1) bit to 0 to close the transmit path and then transmit dummy data to initiate the transfer from the slave. Because the TALK bit is 0, unlike in transmit mode, the master dummy data does not appear on the SPISIMIx pin, and the master does not receive the dummy data. Instead, the data from the slave is received by the master.

Example 22-5. 3-Wire Master Mode Receive

```
uint16 rdata;
uint16 dummy;
SpiaRegs.SPICTL.bit.TALK = 0;           // Disable Transmit path
SpiaRegs.SPITXBUF = dummy;             // Send dummy to start tx
// NOTE: because TALK = 0, data does not tx onto SPISIMOA pin
while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // Wait until data received
rdata = SpiaRegs.SPIRXBUF;              // Master reads data
```

In 3-wire slave mode, SPICLKx, SPISTEx, and SPISIMIx pins must be configured as SPI pins (SPISIMIx pin can be configured as non-SPI pin). Like in master mode, when transmitting, the slave receives the data transmitted and must clear this junk data from the receive buffer.

Example 22-6. 3-Wire Slave Mode Transmit

```
uint16 data;
uint16 dummy;
SpiaRegs.SPICTL.bit.TALK = 1;           // Enable Transmit path
SpiaRegs.SPITXBUF = data;             // Slave transmits data
while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // Wait until data rx'd
dummy = SpiaRegs.SPIRXBUF;             // Clears junk data
```

As in 3-wire master mode, the TALK bit must be cleared to 0. Otherwise, the slave receives data normally.

Example 22-7. 3-Wire Slave Mode Receive

```
uint16 rdata;
SpiaRegs.SPICTL.bit.TALK = 0;           // Disable Transmit path
while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // Waits until data rx'd
rdata = SpiaRegs.SPIRXBUF;                // Slave reads data
```

22.4.6 SPI STEINV Bit in Digital Audio Transfers

On those devices with two SPI modules, enabling the STEINV bit on one of the SPI modules allows the pair of SPIs to receive both left and right-channel digital audio data in slave mode. The SPI module that receives a normal active-low $\overline{\text{SPISTE}}$ signal stores right-channel data, and the SPI module that receives an inverted active-high $\overline{\text{SPISTE}}$ signal stores left-channel data from the master. To receive digital audio data from a digital audio interface receiver, the SPI modules can be connected as shown in Figure 22-11.

Note

This configuration is only applicable to slave mode (MASTER_SLAVE = 0). When the SPI is configured as master (MASTER_SLAVE = 1), the STEINV bit has no effect on the $\overline{\text{SPISTE}}$ pin.




Figure 22-11. SPI Digital Audio Receiver Configuration Using Two SPIs

Standard C28x SPI timing requirements limit the number of digital audio interface formats supported using the 2-SPI configuration with the STEINV bit. See the device data sheet electrical specifications for SPI timing requirements. With the SPI clock phase configured such that the CLKPOLARITY bit is 0 and the CLK_PHASE bit is 1 (data latched on rising edge of clock), standard right-justified digital audio interface data format is supported as shown in Figure 22-12.




Figure 22-12. Standard Right-Justified Digital Audio Data Format

22.5 Software

22.5.1 SPI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/spi

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

22.5.1.1 SPI Digital Loopback

FILE: spi_ex1_loopback.c

This program uses the internal loopback test mode of the SPI module. This is a very basic loopback that does not use the FIFOs or interrupts. A stream of data is sent and then compared to the received stream. The pinmux and SPI modules are configured through the sysconfig file.

The sent data looks like this:

0000 0001 0002 0003 0004 0005 0006 0007 ... FFFE FFFF 0000

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

Watch Variables

- *sData* - Data to send
- *rData* - Received data

22.5.1.2 SPI Digital Loopback with FIFO Interrupts

FILE: spi_ex2_loopback_fifo_interrupts.c

This program uses the internal loopback test mode of the SPI module. Both the SPI FIFOs and their interrupts are used.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

0000 0001
0001 0002
0002 0003

....

FFFE FFFF
FFFF 0000
etc..

This pattern is repeated forever.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections*

- None

Watch Variables

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

22.5.1.3 SPI EEPROM

FILE: spi_ex6_eeprom.c

This program will write 8 bytes to EEPROM and read them back. The device communicates with the EEPROM via SPI and specific opcodes. This example is written to work with the SPI Serial EEPROM AT25128/256. Note: SPI character length is configured to 8 bits in SysConfig, and not changed throughout the execution of the program. Runtime updation of character length when CS pin is not controlled by the SPI module can lead to unpredictable behaviour

External Connections

- Connect external SPI EEPROM
- Connect GPIO08 (PICO) to external EEPROM SI pin
- Connect GPIO10 (POCI) to external EEPROM SO pin
- Connect GPIO09 (CLK) to external EEPROM SCK pin
- Connect GPIO11 (CS) to external EEPROM CS pin
- Connect the external EEPROM VCC and GND pins

Watch Variables

- writeBuffer - Data that is written to external EEPROM
- readBuffer - Data that is read back from EEPROM
- error - Error count

22.6 SPI Registers

This section describes the Serial Peripheral Interface registers. Note that the SPI registers only allow 16-bit accesses.

22.6.1 SPI Base Address Table

Table 22-6. SPI Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| SpiaRegs | SPI_REGS | SPIA_BASE | 0x0000_6100 | YES |

22.6.2 SPI_REGS Registers

Table 22-7 lists the memory-mapped registers for the SPI_REGS registers. All register offset addresses not listed in **Table 22-7** should be considered as reserved locations and the register contents should not be modified.

Table 22-7. SPI_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------|------------------------------------|------------------|---------|
| 0h | SPICCR | SPI Configuration Control Register | Go | |
| 1h | SPICTL | SPI Operation Control Register | Go | |
| 2h | SPISTS | SPI Status Register | Go | |
| 4h | SPIBRR | SPI Baud Rate Register | Go | |
| 6h | SPIRXEMU | SPI Emulation Buffer Register | Go | |
| 7h | SPIRXBUF | SPI Serial Input Buffer Register | Go | |
| 8h | SPITXBUF | SPI Serial Output Buffer Register | Go | |
| 9h | SPIDAT | SPI Serial Data Register | Go | |
| Ah | SPIFFTX | SPI FIFO Transmit Register | Go | |
| Bh | SPIFFRX | SPI FIFO Receive Register | Go | |
| Ch | SPIFFCT | SPI FIFO Control Register | Go | |
| Fh | SPIPRI | SPI Priority Control Register | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 22-8** shows the codes that are used for access types in this section.

Table 22-8. SPI_REGS Access Type Codes

| Access Type | Code | Description |
|------------------------|---------|--|
| Read Type | | |
| R | R | Read |
| RC | R C | Read to Clear |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |

22.6.2.1 SPICCR Register (Offset = 0h) [Reset = 0000h]

SPICCR is shown in [Figure 22-13](#) and described in [Table 22-9](#).

Return to the [Summary Table](#).

SPICCR controls the setup of the SPI for operation.

Figure 22-13. SPICCR Register

| | | | | | | | |
|------------|-------------|---------|--------|--------|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SPISWRESET | CLKPOLARITY | HS_MODE | SPILBK | SPICHR | | | |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | | | |

Table 22-9. SPICCR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | SPISWRESET | R/W | 0h | <p>SPI Software Reset When changing configuration, you should clear this bit before the changes and set this bit before resuming operation. Reset type: SYSRSRs 0h (R/W) = Initializes the SPI operating flags to the reset condition. Specifically, the RECEIVER OVERRUN Flag bit (SPISTS.7), the SPI INT FLAG bit (SPISTS.6), and the TXBUF FULL Flag bit (SPISTS.5) are cleared. SPISTE will become inactive. SPICLK will be immediately driven to 0 regardless of the clock polarity. The SPI configuration remains unchanged. 1h (R/W) = SPI is ready to transmit or receive the next character. When the SPI SW RESET bit is a 0, a character written to the transmitter will not be shifted out when this bit is set. A new character must be written to the serial data register. SPICLK will be returned to its inactive state one SPICLK cycle after this bit is set.</p> |
| 6 | CLKPOLARITY | R/W | 0h | <p>Shift Clock Polarity This bit controls the polarity of the SPICLK signal. CLOCK POLARITY and POLARITY CLOCK PHASE (SPICTL.3) control four clocking schemes on the SPICLK pin. Reset type: SYSRSRs 0h (R/W) = Data is output on rising edge and input on falling edge. When no SPI data is sent, SPICLK is at low level. The data input and output edges depend on the value of the CLOCK PHASE bit (SPICTL.3) as follows: - CLOCK PHASE = 0: Data is output on the rising edge of the SPICLK signal. Input data is latched on the falling edge of the SPICLK signal. - CLOCK PHASE = 1: Data is output one half-cycle before the first rising edge of the SPICLK signal and on subsequent falling edges of the SPICLK signal. Input data is latched on the rising edge of the SPICLK signal. 1h (R/W) = Data is output on falling edge and input on rising edge. When no SPI data is sent, SPICLK is at high level. The data input and output edges depend on the value of the CLOCK PHASE bit (SPICTL.3) as follows: - CLOCK PHASE = 0: Data is output on the falling edge of the SPICLK signal. Input data is latched on the rising edge of the SPICLK signal. - CLOCK PHASE = 1: Data is output one half-cycle before the first falling edge of the SPICLK signal and on subsequent rising edges of the SPICLK signal. Input data is latched on the falling edge of the SPICLK signal.</p> |

Table 22-9. SPICCR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 5 | HS_MODE | R/W | 0h | <p>High Speed Mode Enable Bits</p> <p>This bit determines if the High Speed mode is enabled. The correct GPIOs should be selected in the GPxGMUX/GPxMUX registers.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SPI High Speed mode disabled. This is the default value after reset.</p> <p>1h (R/W) = SPI High Speed mode enabled,</p> |
| 4 | SPILBK | R/W | 0h | <p>SPI Loopback Mode Select</p> <p>Loopback mode allows module validation during device testing. This mode is valid only in master mode of the SPI.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SPI loopback mode disabled. This is the default value after reset.</p> <p>1h (R/W) = SPI loopback mode enabled, SIMO/SOMI lines are connected internally. Used for module self-tests.</p> |
| 3-0 | SPICCHAR | R/W | 0h | <p>Character Length Control Bits</p> <p>These four bits determine the number of bits to be shifted in or SPI CHAR0 out as a single character during one shift sequence.</p> <p>SPICCHAR = Word length - 1</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 1-bit word</p> <p>1h (R/W) = 2-bit word</p> <p>7h (R/W) = 8-bit word</p> <p>Fh (R/W) = 16-bit word</p> |

22.6.2.2 SPICTL Register (Offset = 1h) [Reset = 0000h]

SPICTL is shown in [Figure 22-14](#) and described in [Table 22-10](#).

Return to the [Summary Table](#).

SPICTL controls data transmission, the SPI's ability to generate interrupts, the SPICLK phase, and the operational mode (slave or master).

Figure 22-14. SPICTL Register

| | | | | | | | |
|----------|----|--------|-------------------|-----------|--------------|--------|-----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | OVERRUNINT ENA | CLK_PHASE | MASTER_SLAVE | TALK | SPIINTENA |
| R-0h | | R/W-0h | | R/W-0h | | R/W-0h | |
| R-0h | | R/W-0h | | R/W-0h | | R/W-0h | |

Table 22-10. SPICTL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|---------------|------|-------|--|
| 15-5 | RESERVED | R | 0h | Reserved |
| 4 | OVERRUNINTENA | R/W | 0h | <p>Overrun Interrupt Enable Overrun Interrupt Enable. Setting this bit causes an interrupt to be generated when the RECEIVER OVERRUN Flag bit (SPISTS.7) is set by hardware. Interrupts generated by the RECEIVER OVERRUN Flag bit and the SPI INT FLAG bit (SPISTS.6) share the same interrupt vector.</p> <p>Reset type: SYSRSn 0h (R/W) = Disable RECEIVER OVERRUN interrupts. 1h (R/W) = Enable RECEIVER_OVERRUN interrupts.</p> |
| 3 | CLK_PHASE | R/W | 0h | <p>SPI Clock Phase Select This bit controls the phase of the SPICLK signal. CLOCK PHASE and CLOCK POLARITY (SPICCR.6) make four different clocking schemes possible (see clocking figures in SPI chapter). When operating with CLOCK PHASE high, the SPI (master or slave) makes the first bit of data available after SPIDAT is written and before the first edge of the SPICLK signal, regardless of which SPI mode is being used.</p> <p>Reset type: SYSRSn 0h (R/W) = Normal SPI clocking scheme, depending on the CLOCK POLARITY bit (SPICCR.6). 1h (R/W) = SPICLK signal delayed by one half-cycle. Polarity determined by the CLOCK POLARITY bit.</p> |
| 2 | MASTER_SLAVE | R/W | 0h | <p>SPI Network Mode Control This bit determines whether the SPI is a network master or slave. SLAVE During reset initialization, the SPI is automatically configured as a network slave.</p> <p>Reset type: SYSRSn 0h (R/W) = SPI is configured as a slave. 1h (R/W) = SPI is configured as a master.</p> |

Table 22-10. SPICTL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | TALK | R/W | 0h | <p>Transmit Enable</p> <p>The TALK bit can disable data transmission (master or slave) by placing the serial data output in the high-impedance state. If this bit is disabled during a transmission, the transmit shift register continues to operate until the previous character is shifted out. When the TALK bit is disabled, the SPI is still able to receive characters and update the status flags. TALK is cleared (disabled) by a system reset.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Disables transmission:</p> <ul style="list-style-type: none"> - Slave mode operation: If not previously configured as a general-purpose I/O pin, the SPISOMI pin will be put in the high-impedance state. - Master mode operation: If not previously configured as a general-purpose I/O pin, the SPISIMO pin will be put in the high-impedance state. <p>1h (R/W) = Enables transmission For the 4-pin option, ensure to enable the receiver's SPISTE_n input pin.</p> |
| 0 | SPIINTENA | R/W | 0h | <p>SPI Interrupt Enable</p> <p>This bit controls the SPI's ability to generate a transmit/receive interrupt. The SPI INT FLAG bit (SPISTS.6) is unaffected by this bit.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Disables the interrupt.</p> <p>1h (R/W) = Enables the interrupt.</p> |

22.6.2.3 SPISTS Register (Offset = 2h) [Reset = 0000h]

SPISTS is shown in [Figure 22-15](#) and described in [Table 22-11](#).

Return to the [Summary Table](#).

SPISTS contains interrupt and status bits.

Figure 22-15. SPISTS Register

| | | | | | | | |
|---------------|----------|--------------|----|----|----|----------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OVERRUN_FL AG | INT_FLAG | BUFFULL_FLAG | | | | RESERVED | |
| W1C-0h | RC-0h | R-0h | | | | R-0h | |

Table 22-11. SPISTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7 | OVERRUN_FLAG | W1C | 0h | <p>SPI Receiver Overrun Flag This bit is a read/clear-only flag. The SPI hardware sets this bit when a receive or transmit operation completes before the previous character has been read from the buffer. The bit is cleared in one of three ways:</p> <ul style="list-style-type: none"> - Writing a 1 to this bit - Writing a 0 to SPI SW RESET (SPICCR.7) - Resetting the system <p>If the OVERRUN INT ENA bit (SPICCTL.4) is set, the SPI requests only one interrupt upon the first occurrence of setting the RECEIVER OVERRUN Flag bit. Subsequent overruns will not request additional interrupts if this flag bit is already set. This means that in order to allow new overrun interrupt requests the user must clear this flag bit by writing a 1 to SPISTS.7 each time an overrun condition occurs. In other words, if the RECEIVER OVERRUN Flag bit is left set (not cleared) by the interrupt service routine, another overrun interrupt will not be immediately re-entered when the interrupt service routine is exited.</p> <p>Reset type: SYSRSn 0h (R/W) = A receive overrun condition has not occurred. 1h (R/W) = The last received character has been overwritten and therefore lost (when the SPIRXBUF was overwritten by the SPI module before the previous character was read by the user application). Writing a '1' will clear this bit. The RECEIVER OVERRUN Flag bit should be cleared during the interrupt service routine because the RECEIVER OVERRUN Flag bit and SPI INT FLAG bit (SPISTS.6) share the same interrupt vector. This will alleviate any possible doubt as to the source of the interrupt when the next byte is received.</p> |

Table 22-11. SPISTS Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------------|------|-------|---|
| 6 | INT_FLAG | RC | 0h | <p>SPI Interrupt Flag</p> <p>SPI INT FLAG is a read-only flag. Hardware sets this bit to indicate that the SPI has completed sending or receiving the last bit and is ready to be serviced. This flag causes an interrupt to be requested if the SPI INT ENA bit (SPICL.0) is set. The received character is placed in the receiver buffer at the same time this bit is set. This bit is cleared in one of three ways:</p> <ul style="list-style-type: none"> - Reading SPIRXBUF - Writing a 0 to SPI SW RESET (SPICCR.7) - Resetting the system <p>Note: This bit should not be used if FIFO mode is enabled. The internal process of copying the received word from SPIRXBUF to the Receive FIFO will clear this bit. Use the FIFO status, or FIFO interrupt bits for similar functionality.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No full words have been received or transmitted. 1h (R/W) = Indicates that the SPI has completed sending or receiving the last bit and is ready to be serviced.</p> |
| 5 | BUFFULL_FLAG | R | 0h | <p>SPI Transmit Buffer Full Flag</p> <p>This read-only bit gets set to 1 when a character is written to the SPI Transmit buffer SPITXBUF. It is cleared when the character is automatically loaded into SPIDAT when the shifting out of a previous character is complete.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit buffer is not full. 1h (R/W) = Transmit buffer is full.</p> |
| 4-0 | RESERVED | R | 0h | Reserved |

22.6.2.4 SPIBRR Register (Offset = 4h) [Reset = 0000h]

SPIBRR is shown in [Figure 22-16](#) and described in [Table 22-12](#).

Return to the [Summary Table](#).

SPIBRR contains the bits used for baud-rate selection.

Figure 22-16. SPIBRR Register

| | | | | | | | | | | | | | | |
|----------|--------------|----|----|----|----|---|---|--|--|--|--|--|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | | | |
| RESERVED | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | |
| RESERVED | SPI_BIT_RATE | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | |

Table 22-12. SPIBRR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 15-7 | RESERVED | R | 0h | Reserved |
| 6-0 | SPI_BIT_RATE | R/W | 0h | <p>SPI Baud Rate Control These bits determine the bit transfer rate if the SPI is the network SPI BIT RATE 0 master. There are 125 data-transfer rates (each a function of the CPU clock, LSPCLK) that can be selected. One data bit is shifted per SPICLK cycle. (SPICLK is the baud rate clock output on the SPICLK pin.) If the SPI is a network slave, the module receives a clock on the SPICLK pin from the network master. Therefore, these bits have no effect on the SPICLK signal. The frequency of the input clock from the master should not exceed the slave SPI's LSPCLK signal divided by 4. In master mode, the SPI clock is generated by the SPI and is output on the SPICLK pin. The SPI baud rates are determined by the following formula: For SPIBRR = 3 to 127: SPI Baud Rate = LSPCLK / (SPIBRR + 1) For SPIBRR = 0, 1, or 2: SPI Baud Rate = LSPCLK / 4 Reset type: SYSRSn 3h (R/W) = SPI Baud Rate = LSPCLK/4 4h (R/W) = SPI Baud Rate = LSPCLK/5 7Eh (R/W) = SPI Baud Rate = LSPCLK/127 7Fh (R/W) = SPI Baud Rate = LSPCLK/128</p> |

22.6.2.5 SPIRXEMU Register (Offset = 6h) [Reset = 0000h]

SPIRXEMU is shown in [Figure 22-17](#) and described in [Table 22-13](#).

Return to the [Summary Table](#).

SPIRXEMU contains the received data. Reading SPIRXEMU does not clear the SPI INT FLAG bit of SPISTS. This is not a real register but a dummy address from which the contents of SPIRXBUF can be read by the emulator without clearing the SPI INT FLAG.

Figure 22-17. SPIRXEMU Register

| | | | | | | | |
|-------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| ERXBn | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ERXBn | | | | | | | |
| R-0h | | | | | | | |

Table 22-13. SPIRXEMU Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | ERXBn | R | 0h | <p>Emulation Buffer Received Data</p> <p>SPIRXEMU functions almost identically to SPIRXBUF, except that reading SPIRXEMU does not clear the SPI INT FLAG bit (SPISTS.6). Once the SPIDAT has received the complete character, the character is transferred to SPIRXEMU and SPIRXBUF, where it can be read. At the same time, SPI INT FLAG is set.</p> <p>This mirror register was created to support emulation. Reading SPIRXBUF clears the SPI INT FLAG bit (SPISTS.6). In the normal operation of the emulator, the control registers are read to continually update the contents of these registers on the display screen.</p> <p>SPIRXEMU was created so that the emulator can read this register and properly update the contents on the display screen. Reading SPIRXEMU does not clear the SPI INT FLAG bit, but reading SPIRXBUF clears this flag. In other words, SPIRXEMU enables the emulator to emulate the true operation of the SPI more accurately.</p> <p>It is recommended that you view SPIRXEMU in the normal emulator run mode.</p> <p>Reset type: SYSRSn</p> |

22.6.2.6 SPIRXBUF Register (Offset = 7h) [Reset = 0000h]

SPIRXBUF is shown in [Figure 22-18](#) and described in [Table 22-14](#).

Return to the [Summary Table](#).

SPIRXBUF contains the received data. Reading SPIRXBUF clears the SPI INT FLAG bit in SPISTS. If FIFO mode is enabled, reading this register will also decrement the RXFFST counter in SPIFFRX.

Figure 22-18. SPIRXBUF Register

| | | | | | | | |
|------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RXBn | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXBn | | | | | | | |
| R-0h | | | | | | | |

Table 22-14. SPIRXBUF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | RXBn | R | 0h | Received Data Once SPIDAT has received the complete character, the character is transferred to SPIRXBUF, where it can be read. At the same time, the SPI INT FLAG bit (SPISTS.6) is set. Since data is shifted into the SPI's most significant bit first, it is stored right-justified in this register. Reset type: SYSRSn |

22.6.2.7 SPITXBUF Register (Offset = 8h) [Reset = 0000h]

SPITXBUF is shown in [Figure 22-19](#) and described in [Table 22-15](#).

Return to the [Summary Table](#).

SPITXBUF stores the next character to be transmitted. Writing to this register sets the TX BUF FULL Flag bit in SPISTS. When the transmission of the current character is complete, the contents of this register are automatically loaded in SPIDAT and the TX BUF FULL Flag is cleared. If no transmission is currently active, data written to this register falls through into the SPIDAT register and the TX BUF FULL Flag is not set.

In master mode, if no transmission is currently active, writing to this register initiates a transmission in the same manner that writing to SPIDAT does.

Figure 22-19. SPITXBUF Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| TXBn | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXBn | | | | | | | |
| R/W-0h | | | | | | | |

Table 22-15. SPITXBUF Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|--|
| 15-0 | TXBn | R/W | 0h | <p>Transmit Data Buffer</p> <p>This is where the next character to be transmitted is stored. When the transmission of the current character has completed, if the TX BUF FULL Flag bit is set, the contents of this register is automatically transferred to SPIDAT, and the TX BUF FULL Flag is cleared. Writes to SPITXBUF must be left-justified.</p> <p>Reset type: SYSRSn</p> |

22.6.2.8 SPIDAT Register (Offset = 9h) [Reset = 0000h]

SPIDAT is shown in [Figure 22-20](#) and described in [Table 22-16](#).

Return to the [Summary Table](#).

SPIDAT is the transmit and receive shift register. Data written to SPIDAT is shifted out (MSB) on subsequent SPICLK cycles. For every bit (MSB) shifted out of the SPI, a bit is shifted into the LSB end of the shift register.

Figure 22-20. SPIDAT Register

| | | | | | | | |
|--------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SDATn | | | | | | | |
| R/W-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SDATn | | | | | | | |
| R/W-0h | | | | | | | |

Table 22-16. SPIDAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------|------|-------|---|
| 15-0 | SDATn | R/W | 0h | Serial Data Shift Register - It provides data to be output on the serial output pin if the TALK bit (SPICTL.1) is set. - When the SPI is operating as a master, a data transfer is initiated. When initiating a transfer, check the CLOCK POLARITY bit (SPICCR.6) described in Section 10.2.1.1 and the CLOCK PHASE bit (SPICTL.3) described in Section 10.2.1.2, for the requirements. In master mode, writing dummy data to SPIDAT initiates a receiver sequence. Since the data is not hardware-justified for characters shorter than sixteen bits, transmit data must be written in left-justified form, and received data read in right-justified form. Reset type: SYSRSn |

22.6.2.9 SPIFFTX Register (Offset = Ah) [Reset = A000h]

SPIFFTX is shown in [Figure 22-21](#) and described in [Table 22-17](#).

Return to the [Summary Table](#).

SPIFFTX contains both control and status bits related to the output FIFO buffer. This includes FIFO reset control, FIFO interrupt level control, FIFO level status, as well as FIFO interrupt enable and clear bits.

Figure 22-21. SPIFFTX Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|------------|----------|----|----|--------|---|---|
| SPIRST | SPIFFENA | TXFIFO | | | TXFFST | | |
| R/W-1h | R/W-0h | R/W-1h | | | R-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXFFINT | TXFFINTCLR | TXFFIENA | | | TXFFIL | | |
| R-0h | W-0h | R/W-0h | | | R/W-0h | | |

Table 22-17. SPIFFTX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 15 | SPIRST | R/W | 1h | SPI Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the SPI transmit and receive channels. The SPI FIFO register configuration bits will be left as is. 1h (R/W) = SPI FIFO can resume transmit or receive. No effect to the SPI registers bits. |
| 14 | SPIFFENA | R/W | 0h | SPI FIFO Enhancements Enable Reset type: SYSRSn 0h (R/W) = SPI FIFO enhancements are disabled. 1h (R/W) = SPI FIFO enhancements are enabled. |
| 13 | TXFIFO | R/W | 1h | TX FIFO Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Release transmit FIFO from reset. |
| 12-8 | TXFFST | R | 0h | Transmit FIFO Status Reset type: SYSRSn 0h (R/W) = Transmit FIFO is empty. 1h (R/W) = Transmit FIFO has 1 word. 2h (R/W) = Transmit FIFO has 2 words. 10h (R/W) = Transmit FIFO has 16 words, which is the maximum. 1Fh (R/W) = Reserved. |
| 7 | TXFFINT | R | 0h | TX FIFO Interrupt Flag Reset type: SYSRSn 0h (R/W) = TXFIFO interrupt has not occurred, This is a read-only bit. 1h (R/W) = TXFIFO interrupt has occurred, This is a read-only bit. |
| 6 | TXFFINTCLR | W | 0h | TXFIFO Interrupt Clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on TXFIFINT flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFTX[TXFFINT] flag. |
| 5 | TXFFIENA | R/W | 0h | TX FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = TX FIFO interrupt based on TXFFIL match (less than or equal to) will be disabled. 1h (R/W) = TX FIFO interrupt based on TXFFIL match (less than or equal to) will be enabled. |

Table 22-17. SPIFFTX Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|---|
| 4-0 | TXFFIL | R/W | 0h | <p>Transmit FIFO Interrupt Level Bits</p> <p>Transmit FIFO will generate interrupt when the FIFO status bits (TXFFST4-0) and FIFO level bits (TXFFIL4-0) match (less than or equal to).</p> <p>Reset type: SYSRSSn</p> <p>0h (R/W) = A TX FIFO interrupt request is generated when there are no words remaining in the TX buffer.</p> <p>1h (R/W) = A TX FIFO interrupt request is generated when there is 1 word or no words remaining in the TX buffer.</p> <p>2h (R/W) = A TX FIFO interrupt request is generated when there are 2 words or fewer remaining in the TX buffer.</p> <p>10h (R/W) = A TX FIFO interrupt request is generated when there are 16 words or fewer remaining in the TX buffer.</p> <p>1Fh (R/W) = Reserved.</p> |

22.6.2.10 SPIFFRX Register (Offset = Bh) [Reset = 201Fh]

SPIFFRX is shown in [Figure 22-22](#) and described in [Table 22-18](#).

Return to the [Summary Table](#).

SPIFFRX contains both control and status bits related to the input FIFO buffer. This includes FIFO reset control, FIFO interrupt level control, FIFO level status, as well as FIFO interrupt enable and clear bits.

Figure 22-22. SPIFFRX Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|---------|------------|-------------|----|---------|----|---|---|
| RXFFOVF | RXFFOVFCLR | RXFIFORESET | | RXFFST | | | |
| R-0h | W-0h | R/W-1h | | R-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXFFINT | RXFFINTCLR | RXFFIENA | | RXFFIL | | | |
| R-0h | W-0h | R/W-0h | | R/W-1Fh | | | |

Table 22-18. SPIFFRX Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 15 | RXFFOVF | R | 0h | Receive FIFO Overflow Flag Reset type: SYSRSn 0h (R/W) = Receive FIFO has not overflowed. This is a read-only bit. 1h (R/W) = Receive FIFO has overflowed, read-only bit. More than 16 words have been received in to the FIFO, and the first received word is lost. |
| 14 | RXFFOVFCLR | W | 0h | Receive FIFO Overflow Clear Reset type: SYSRSn 0h (R/W) = Write 0 does not affect RXFFOVF flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFRX[RXFFOVF]. |
| 13 | RXFIFORESET | R/W | 1h | Receive FIFO Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Re-enable receive FIFO operation. |
| 12-8 | RXFFST | R | 0h | Receive FIFO Status Reset type: SYSRSn 0h (R/W) = Receive FIFO is empty. 1h (R/W) = Receive FIFO has 1 word. 2h (R/W) = Receive FIFO has 2 words. 10h (R/W) = Receive FIFO has 16 words, which is the maximum. 1Fh (R/W) = Reserved. |
| 7 | RXFFINT | R | 0h | Receive FIFO Interrupt Flag Reset type: SYSRSn 0h (R/W) = RXFIFO interrupt has not occurred. This is a read-only bit. 1h (R/W) = RXFIFO interrupt has occurred. This is a read-only bit. |
| 6 | RXFFINTCLR | W | 0h | Receive FIFO Interrupt Clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFIFINT flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFRX[RXFFINT] flag |
| 5 | RXFFIENA | R/W | 0h | RX FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = RX FIFO interrupt based on RXFFIL match (greater than or equal to) will be disabled. 1h (R/W) = RX FIFO interrupt based on RXFFIL match (greater than or equal to) will be enabled. |

Table 22-18. SPIFFRX Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|--------|------|-------|--|
| 4-0 | RXFFIL | R/W | 1Fh | <p>Receive FIFO Interrupt Level Bits</p> <p>Receive FIFO generates an interrupt when the FIFO status bits (RXFFST4-0) are greater than or equal to the FIFO level bits (RXFFIL4-0). The default value of these bits after reset is 11111. This avoids frequent interrupts after reset, as the receive FIFO will be empty most of the time.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A RX FIFO interrupt request is generated when there is 0 or more words in the RX buffer.</p> <p>1h (R/W) = A RX FIFO interrupt request is generated when there are 1 or more words in the RX buffer.</p> <p>2h (R/W) = A RX FIFO interrupt request is generated when there are 2 or more words in the RX buffer.</p> <p>10h (R/W) = A RX FIFO interrupt request is generated when there are 16 words in the RX buffer.</p> <p>1Fh (R/W) = Reserved.</p> |

22.6.2.11 SPIFFCT Register (Offset = Ch) [Reset = 0000h]

SPIFFCT is shown in [Figure 22-23](#) and described in [Table 22-19](#).

Return to the [Summary Table](#).

SPIFFCT controls the FIFO transmit delay bits.

Figure 22-23. SPIFFCT Register

| | | | | | | | |
|----------|----|----|----|----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TXDLY | | | | | | | |
| R/W-0h | | | | | | | |

Table 22-19. SPIFFCT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | TXDLY | R/W | 0h | <p>FIFO Transmit Delay Bits</p> <p>These bits define the delay between every transfer from FIFO transmit buffer to transmit shift register. The delay is defined in number SPI serial clock cycles. The 8-bit register could define a minimum delay of 0 serial clock cycles and a maximum of 255 serial clock cycles. In FIFO mode, the buffer (TXBUF) between the shift register and the FIFO should be filled only after the shift register has completed shifting of the last bit. This is required to pass on the delay between transfers to the data stream. In the FIFO mode TXBUF should not be treated as one additional level of buffer.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF immediately upon completion of transmission of the previous word.</p> <p>1h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF1 serial clock cycle after completion of transmission of the previous word.</p> <p>2h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF 2 serial clock cycles after completion of transmission of the previous word.</p> <p>FFh (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF 255 serial clock cycles after completion of transmission of the previous word.</p> |

22.6.2.12 SPIPRI Register (Offset = Fh) [Reset = 0000h]

SPIPRI is shown in [Figure 22-24](#) and described in [Table 22-20](#).

Return to the [Summary Table](#).

SPIPRI controls auxiliary functions for the SPI including emulation control, SPISTE inversion, and 3-wire control.

Figure 22-24. SPIPRI Register

| | | | | | | | |
|----------|----------|--------|--------|----------|--------|---------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | SOFT | FREE | RESERVED | STEINV | TRIWIRE | |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | |

Table 22-20. SPIPRI Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 15-7 | RESERVED | R | 0h | Reserved |
| 6 | RESERVED | R/W | 0h | Reserved |
| 5 | SOFT | R/W | 0h | <p>Emulation Soft Run This bit only has an effect when the FREE bit is 0. Reset type: SYSRSn 0h (R/W) = Transmission stops midway in the bit stream while TSUSPEND is asserted. Once TSUSPEND is deasserted without a system reset, the remainder of the bits pending in the DATBUF are shifted. Example: If SPIDAT has shifted 3 out of 8 bits, the communication freezes right there. However, if TSUSPEND is later deasserted without resetting the SPI, SPI starts transmitting from where it had stopped (fourth bit in this case) and will transmit 8 bits from that point.</p> <p>1h (R/W) = If the emulation suspend occurs before the start of a transmission, (that is, before the first SPICLK pulse) then the transmission will not occur. If the emulation suspend occurs after the start of a transmission, then the data will be shifted out to completion. When the start of transmission occurs is dependent on the baud rate used.</p> <p>Standard SPI mode: Stop after transmitting the words in the shift register and buffer. That is, after TXBUF and SPIDAT are empty.</p> <p>In FIFO mode: Stop after transmitting the words in the shift register and buffer. That is, after TX FIFO and SPIDAT are empty.</p> |
| 4 | FREE | R/W | 0h | <p>Emulation Free Run These bits determine what occurs when an emulation suspend occurs (for example, when the debugger hits a breakpoint). The peripheral can continue whatever it is doing (free-run mode) or, if in stop mode, it can either stop immediately or stop when the current operation (the current receive/transmit sequence) is complete.</p> <p>Reset type: SYSRSn 0h (R/W) = Emulation mode is selected by the SOFT bit 1h (R/W) = Free run, continue SPI operation regardless of suspend or when the suspend occurred.</p> |
| 3-2 | RESERVED | R | 0h | Reserved |
| 1 | STEINV | R/W | 0h | <p>SPISTE Inversion Bit On devices with 2 SPI modules, inverting the SPISTE signal on one of the modules allows the device to receive left and right- channel digital audio data.</p> <p>This bit is only applicable to slave mode. Writing to this bit while configured as master (MASTER_SLAVE = 1) has no effect</p> <p>Reset type: SYSRSn 0h (R/W) = SPISTE is active low (normal) 1h (R/W) = SPISTE is active high (inverted)</p> |

Table 22-20. SPIPRI Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|------|-------|--|
| 0 | TRIWIRE | R/W | 0h | SPI 3-wire Mode Enable Reset type: SYSRSn 0h (R/W) = Normal 4-wire SPI mode. 1h (R/W) = 3-wire SPI mode enabled. The unused pin becomes a GPIO pin. In master mode, the SPISIMO pin becomes the SPIMOMI (master receive and transmit) pin and SPISOMI is free for non-SPI use. In slave mode, the SPISOMI pin becomes the SPISO (slave receive and transmit) pin and SPISIMO is free for non-SPI use. |

22.6.3 SPI Registers to Driverlib Functions

Table 22-21. SPI Registers to Driverlib Functions

| File | Driverlib Function |
|------------------|-------------------------------|
| SPICCR | |
| spi.c | SPI_setConfig |
| spi.c | SPI_clearInterruptStatus |
| spi.c | SPI_pollingNonFIFOTransaction |
| spi.c | SPI_pollingFIFOTransaction |
| spi.h | SPI_enableModule |
| spi.h | SPI_disableModule |
| spi.h | SPI_setcharLength |
| spi.h | SPI_enableLoopback |
| spi.h | SPI_disableLoopback |
| spi.h | SPI_enableHighSpeedMode |
| spi.h | SPI_disableHighSpeedMode |
| SPICTL | |
| spi.c | SPI_setConfig |
| spi.c | SPI_enableInterrupt |
| spi.c | SPI_disableInterrupt |
| spi.h | SPI_enableTalk |
| spi.h | SPI_disableTalk |
| SPISTS | |
| spi.c | SPI_getInterruptStatus |
| spi.c | SPI_clearInterruptStatus |
| spi.h | SPI_writeDataBlockingNonFIFO |
| spi.h | SPI_readDataBlockingNonFIFO |
| SPIBRR | |
| spi.c | SPI_setConfig |
| spi.c | SPI_setBaudRate |
| SPIRXEMU | |
| spi.h | SPI_readRxEmulationBuffer |
| SPIRXBUF | |
| spi.h | SPI_readDataNonBlocking |
| spi.h | SPI_readDataBlockingFIFO |
| spi.h | SPI_readDataBlockingNonFIFO |
| SPIITXBUF | |
| spi.h | SPI_writeDataNonBlocking |
| spi.h | SPI_writeDataBlockingFIFO |

Table 22-21. SPI Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------|------------------------------|
| spi.h | SPI_writeDataBlockingNonFIFO |
| SPIDAT | |
| - | |
| SPIFFTX | |
| spi.c | SPI_enableInterrupt |
| spi.c | SPI_disableInterrupt |
| spi.c | SPI_getInterruptStatus |
| spi.c | SPI_clearInterruptStatus |
| spi.h | SPI_enableFIFO |
| spi.h | SPI_disableFIFO |
| spi.h | SPI_resetTxFIFO |
| spi.h | SPI_setFIFOInterruptLevel |
| spi.h | SPI_getFIFOInterruptLevel |
| spi.h | SPI_getTxFIFOStatus |
| spi.h | SPI_isBusy |
| spi.h | SPI_reset |
| SPIFFRX | |
| spi.c | SPI_enableInterrupt |
| spi.c | SPI_disableInterrupt |
| spi.c | SPI_getInterruptStatus |
| spi.c | SPI_clearInterruptStatus |
| spi.h | SPI_enableFIFO |
| spi.h | SPI_disableFIFO |
| spi.h | SPI_resetRxFIFO |
| spi.h | SPI_setFIFOInterruptLevel |
| spi.h | SPI_getFIFOInterruptLevel |
| spi.h | SPI_getRxFIFOStatus |
| SPIFFCT | |
| spi.h | SPI_setTxFifoTransmitDelay |
| SPIPRI | |
| spi.h | SPI_enableTriWire |
| spi.h | SPI_disableTriWire |
| spi.h | SPI_setPTESignalPolarity |
| spi.h | SPI_setEmulationMode |

Chapter 23
Local Interconnect Network (LIN)



This chapter describes the local interconnect network (LIN) module. Since this module can also operate like a conventional serial communications interface (SCI) port, this module is referred to as the SCI/LIN module in this document. In SCI compatibility mode, this module is functionally compatible to the standalone SCI module. However, since the SCI/LIN module uses a different register/bit structure, code written for this module cannot be directly ported to the standalone SCI module and conversely.

This module can be configured to operate in either SCI (UART) or LIN mode.

| | |
|---|-------------|
| 23.1 Introduction..... | 2170 |
| 23.2 Serial Communications Interface Module..... | 2175 |
| 23.3 Local Interconnect Network Module..... | 2191 |
| 23.4 Low-Power Mode..... | 2213 |
| 23.5 Emulation Mode..... | 2215 |
| 23.6 Software..... | 2216 |
| 23.7 SCI/LIN Registers..... | 2217 |

23.1 Introduction

The SCI/LIN is compliant to the LIN 2.1 protocol specified in the *LIN Specification Package*. The SCI/LIN module can be programmed to work either as an SCI or as a LIN. The SCI hardware features are augmented to achieve LIN compatibility.

The SCI module is a universal asynchronous receiver-transmitter (UART) that implements the standard non-return to zero format.

The LIN standard is based on the SCI (UART) serial data link format. The communication concept is single-master/multiple-slave with a message identification for multicast transmission between any network nodes.

Throughout the chapter, compatibility mode refers to SCI mode functionality of the SCI/LIN module. [Section 23.2](#) explains about the SCI functionality and [Section 23.3](#) explains about the LIN functionality. Though the registers are common for LIN and SCI, the register descriptions has notes to identify the register and bit usage in different modes.

23.1.1 SCI Features

The following are the features of the SCI module:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Supports full- or half-duplex operation
- Standard non-return to zero (NRZ) format
- Double-buffered receive and transmit functions in compatibility mode
- Supports two individually enabled interrupt lines: level 0 and level 1
- Configurable frame format of 3 to 13 bits per character based on the following:
 - Data word length programmable from one to eight bits
 - Additional address bit in address-bit mode
 - Parity programmable for zero or one parity bit, odd or even parity
 - Stop programmable for one or two stop bits
- Asynchronous communication mode
- Two multiprocessor communication formats allow communication between more than two devices
- Sleep mode is available to free CPU resources during multiprocessor communication and then wake up to receive an incoming message
- The 24-bit programmable baud rate supports 2^{24} different baud rates provide high accuracy baud rate selection
- At 100MHz peripheral clock, 3.125Mbits/s is the maximum baud rate achievable
- Five error flags and seven status flags provide detailed information regarding SCI events
- Two external pins: LINRX and LINTX
- Multibuffered receive and transmit units

Note

The SCI/LIN module is functionally compatible with the C2000™ SCI modules, but not directly software compatible due to different register control structures.

The SCI/LIN module does not support UART hardware flow control. This feature can be implemented in software using a general-purpose I/O pin.

The SCI/LIN module does not support isosynchronous mode as there is no SCICLK pin.

23.1.2 LIN Features

The following are the features of the LIN module:

- Compatibility with LIN 1.3 , 2.0, and 2.1 protocols
- Configurable baud rate up to 20 kbps
- Two external pins: LINRX and LINTX.
- Multibuffered receive and transmit units
- Identification masks for message filtering
- Automatic master header generation
 - Programmable synchronization break field
 - Synchronization field
 - Identifier field
- Slave Automatic Synchronization
 - Synchronization break detection
 - Optional baud rate update
 - Synchronization validation
- 2^{31} programmable transmission rates with 7 fractional bits
- Wakeup on LINRX dominant level from transceiver
- Automatic wakeup support
 - Wakeup signal generation
 - Expiration times on wakeup signals
- Automatic bus idle detection
- Error detection
 - Bit error
 - Bus error
 - No-response error
 - Checksum error
 - Synchronization field error
 - Parity error
- 2 interrupt lines with priority encoding for:
 - Receive
 - Transmit
 - ID, error, and status
- Support for LIN 2.0 checksum
- Enhanced synchronizer finite state machine (FSM) support for frame processing
- Enhanced handling of extended frames
- Enhanced baud rate generator
- Update wakeup/go to sleep

23.1.3 LIN Related Collateral

Foundational Materials

- C2000 Academy - LIN
- [LIN Protocol and Physical Layer Requirements Application Report](#)
- [Local Interconnect Network \(LIN\) Overview and Training \(Video\)](#)

23.1.4 Block Diagram

The SCI/LIN module contains the core SCI block with added sub-blocks to support LIN protocol.

The three major components of the SCI Module are:

- **Transmitter (TX)** contains two major registers to perform the double-buffering:
 - The transmitter data buffer register (SCITD) contains data loaded by the CPU to be transferred to the shift register for transmission.
 - The transmitter shift register (SCITXSHF) loads data from the data buffer (SCITD) and shifts data onto the LINTX pin, one bit at a time.
- **Baud Clock Generator**
 - A programmable baud generator produces a baud clock scaled from the input clock VCLK
 - LIN VCLK is equal to the SYSCLK frequency
- **Receiver (RX)** contains two major registers to perform the double-buffering:
 - The receiver shift register (SCIRXSHF) shifts data in from the LINRX pin one bit at a time and transfers completed data into the receive data buffer.
 - The receiver data buffer register (SCIRD) contains received data transferred from the receiver shift register

The SCI receiver and transmitter are double-buffered, and each has a separate enable and interrupt bits. The receiver and transmitter can each be operated independently or simultaneously in full duplex mode.

To maintain data integrity, the SCI checks the data the SCI receives for breaks, parity, overrun, and framing errors. The bit rate (baud) is programmable to over 16 million different rates through a 24-bit baud-select register. [Figure 23-1](#) shows the detailed SCI block diagram.

The SCI/LIN module is based on the standalone SCI with the addition of an error detector (parity calculator, checksum calculator, and bit monitor), a mask filter, a synchronizer, and a multibuffered receiver and transmitter. The SCI interface and the baud generator are modified as part of the hardware enhancements for LIN compatibility. [Figure 23-2](#) shows the SCI/LIN block diagram.




Figure 23-1. SCI Block Diagram




Figure 23-2. SCI/LIN Block Diagram

23.2 Serial Communications Interface Module

23.2.1 SCI Communication Formats

The SCI module can be configured to meet the requirements of many applications. Because communication formats vary depending on the specific application, many attributes of the SCI/LIN are user configurable. The configuration options are:

- SCI Frame format
- SCI Timing modes
- SCI Baud rate
- SCI Multiprocessor modes

23.2.1.1 SCI Frame Formats

The SCI uses a programmable frame format. All frames consist of the following:

- One start bit
- One to eight data bits
- Zero or one address bit
- Zero or one parity bit
- One or two stop bits

The frame format for both the transmitter and receiver is programmable through the bits in the SCIGCR1 register. Both receive and transmit data is in nonreturn to zero (NRZ) format, which means that the transmit and receive lines are at logic high when idle. Each frame transmission begins with a start bit, in which the transmitter pulls the SCI line low (logic low). Following the start bit, the frame data is sent and received least significant bit first (LSB).

An address bit is present in each frame if the SCI is configured to be in address-bit mode but is not present in any frame if the SCI is configured for idle-line mode. The format of frames with and without the address bit is illustrated in [Figure 23-3](#).

A parity bit is present in every frame when the PARITY ENA bit is set. The value of the parity bit depends on the number of one bits in the frame and whether odd or even parity has been selected using the PARITY ENA bit. Both examples in [Figure 23-3](#) have parity enabled.

All frames include one stop bit, which is always a high level. This high level at the end of each frame is used to indicate the end of a frame to make sure synchronization between communicating devices. Two stop bits are transmitted, if the STOP bit in SCIGCR1 register is set. The examples shown in [Figure 23-3](#) use one stop bit per frame.




Figure 23-3. Typical SCI Data Frame Formats

23.2.1.2 SCI Asynchronous Timing Mode

The SCI can be configured to use the asynchronous timing mode using TIMING MODE bit in SCIGCR1 register.

The asynchronous timing mode uses only the receive and transmit data lines to interface with devices using the standard universal asynchronous receiver-transmitter (UART) protocol.

In the asynchronous timing mode, each bit in a frame has a duration of 16 SCI baud clock periods. Each bit therefore consists of 16 samples (one for each clock period). When the SCI is using asynchronous mode, the baud rates of all communicating devices must match as closely as possible. Receive errors result from devices communicating at different baud rates.

With the receiver in the asynchronous timing mode, the SCI detects a valid start bit if the first four samples after a falling edge on the LINRX pin are of logic level 0. As soon as a falling edge is detected on LINRX, the SCI assumes that a frame is being received and synchronizes to the bus.

To prevent interpreting noise as Start bit SCI expects LINRX line to be low for at least four contiguous SCI baud clock periods to detect a valid start bit. The bus is considered idle if this condition is not met. When a valid start bit is detected, the SCI determines the value of each bit by sampling the LINRX line value during the seventh, eighth, and ninth SCI baud clock periods. A majority vote of these three samples is used to determine the value stored in the SCI receiver shift register. By sampling in the middle of the bit, the SCI reduces errors caused by propagation delays and rise and fall times and data line noises. [Figure 23-4](#) illustrates how the receiver samples a start bit and a data bit in asynchronous timing mode.

The transmitter transmits each bit for a duration of 16 SCI baud clock periods. During the first clock period for a bit, the transmitter shifts the value of that bit onto the LINTX pin. The transmitter then holds the current bit value on LINTX for 16 SCI baud clock periods.




Figure 23-4. Asynchronous Communication Bit Timing

23.2.1.3 SCI Baud Rate

The SCI/LIN has an internally generated serial clock determined by the peripheral VCLK and the prescalers P and M in this register. The SCI uses the 24-bit integer prescaler P value in the BRS register to select the required baud rates. The additional 4-bit fractional divider M refines the baud rate selection.

In asynchronous timing mode, the SCI generates a baud clock according to the following formula:

$$\text{SCICLK Frequency} = \frac{\text{VCLK Frequency}}{P + 1 + \frac{M}{16}}$$

$$\text{Asynchronous baud value} = \frac{\text{SCICLK Frequency}}{16}$$

For P = 0,

$$\text{Asynchronous baud value} = \frac{\text{VCLK Frequency}}{32}$$

23.2.1.3.1 Superfractional Divider, SCI Asynchronous Mode

The superfractional divider is available in SCI asynchronous mode (idle-line and address-bit mode). Building on the 4-bit fractional divider M (BRS[27:24]), the superfractional divider uses an additional 3-bit modulating value (see [Table 23-2](#)). The bits with a 1 in the table have an additional VCLK period added to the T_{bit} . If the character length is more than 10, then the modulation table is a rolled-over version of the original table ([Table 23-1](#)), as shown in [Table 23-2](#).

The baud rate varies over a data field to average according to the BRS[30:28] value by a “d” fraction of the peripheral internal clock: $0 < d < 1$. See [Figure 23-5](#) for a simple Average “d” calculation based on “U” value (BRS[30:28]).

The instantaneous bit time is expressed in terms of T_{VCLK} as follows:

For all P other than 0, and all M and d (0 or 1),

$$T^{bit} = \left[16 \left(P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For $P = 0$, $T_{bit} = 32T_{VCLK}$

The averaged bit time is expressed in terms of T_{VCLK} as follows:

For all P other than 0, and all M and d ($0 < d < 1$),

$$T^a bit = \left[16 \left(P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For $P = 0$, $T_{bit} = 32T_{VCLK}$

Table 23-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration)



| Normal Configuration = Start Bit + 8 Data Bits + Stop Bit | | | | | | | | | | |
|---|-----------|------|------|------|------|------|------|------|------|----------|
| BRS[30:28] | Start Bit | D[0] | D[1] | D[2] | D[3] | D[4] | D[5] | D[6] | D[7] | Stop Bit |
| 0h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 2h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 3h | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 4h | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 5h | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 6h | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 7h | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

Table 23-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration)

| Maximum Configuration = Start Bit + 8 Data Bits + Addr Bit + Parity Bit + Stop Bit 0 + Stop Bit 1 | | | | | | | | | | | | | |
|---|-----------|------|------|------|------|------|------|------|------|------|--------|-------|-------|
| BRS[30:28] | Start Bit | D[0] | D[1] | D[2] | D[3] | D[4] | D[5] | D[6] | D[7] | Addr | Parity | Stop0 | Stop1 |
| 0h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 3h | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 4h | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 5h | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 6h | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 7h | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

Table 23-3. SCI Mode (Minimum Configuration)

| Minimum Configuration = Start Bit + 1 Data Bit + Stop Bit | | | |
|---|-----------|------|----------|
| BRS[30:28] | Start Bit | D[0] | Stop Bit |
| 0h | 0 | 0 | 0 |
| 1h | 1 | 0 | 0 |
| 2h | 1 | 0 | 0 |
| 3h | 1 | 0 | 1 |
| 4h | 1 | 0 | 1 |
| 5h | 1 | 1 | 1 |
| 6h | 1 | 1 | 1 |
| 7h | 1 | 1 | 1 |

Normal Data Frame with BRS[31:28] = 0**Normal Data Frame with BRS[31:28] = 1****Figure 23-5. Superfractional Divider Example**

23.2.1.4 SCI Multiprocessor Communication Modes

In some applications, the SCI can be connected to more than one serial communication device. In such a multiprocessor configuration, several frames of data can be sent to all connected devices or to an individual device. In the case of data sent to an individual device, the receiving devices must determine when the devices are being addressed. When a message is not intended for them, the devices can ignore the following data. When only two devices make up the SCI network, addressing is not needed, so multiprocessor communication schemes are not required.

SCI supports two multiprocessor communication modes which can be selected using COMM MODE bit:

- Idle-Line Mode
- Address Bit Mode

When the SCI is not used in a multiprocessor environment, software can consider all frames as data frames. In this case, the only distinction between the idle-line and address-bit modes is the presence of an extra bit (the address bit) in each frame sent with the address-bit protocol.

The SCI allows full-duplex communication where data can be sent and received using the transmit and receive pins simultaneously. However, the protocol used by the SCI assumes that only one device transmits data on the same bus line at any one time. No arbitration is done by the SCI.

23.2.1.4.1 Idle-Line Multiprocessor Modes

In idle-line multiprocessor mode, a frame that is preceded by an idle period (10 or more idle bits) is an address frame. A frame that is preceded by fewer than 10 idle bits is a data frame. [Figure 23-6](#) illustrates the format of several blocks and frames with idle-line mode.

There are two ways to transmit an address frame using idle-line mode:

Method 1: In software, deliberately leave an idle period between the transmission of the last data frame of the previous block and the address frame of the new block.

Method 2: Configure the SCI to automatically send an idle period between the last data frame of the previous block and the address frame of the new block.

Although Method 1 is only accomplished by a delay loop in software, Method 2 can be implemented by using the transmit buffer and the TXWAKE bit in the following manner:

Step 1: Write a 1 to the TXWAKE bit.

Step 2: Write a dummy data value to the SCITD register. This triggers the SCI to begin the idle period as soon as the transmitter shift register is empty.

Step 3: Wait for the SCI to clear the TXWAKE flag.

Step 4: Write the address value to SCITD.

As indicated by Step 3, software can wait for the SCI to clear the TXWAKE bit. However, the SCI clears the TXWAKE bit at the same time the SCI sets TXRDY (that is, transfers data from SCITD into SCITXSHF). Therefore, if the TX INT ENA bit is set, the transfer of data from SCITD to SCITXSHF causes an interrupt to be generated at the same time that the SCI clears the TXWAKE bit. If this interrupt method is used, software is not required to poll the TXWAKE bit waiting for the SCI to clear the bit.

When idle-line multiprocessor communications are used, software must make sure that the idle time exceeds 10 bit periods before addresses (using one of the methods mentioned above), and software must also make sure that data frames are written to the transmitter quickly enough to be sent without a delay of 10 bit periods between frames. Failure to comply with these conditions results in data interpretation errors by other devices receiving the transmission.




Figure 23-6. Idle-Line Multiprocessor Communication Format

23.2.1.4.2 Address-Bit Multiprocessor Mode

In the address-bit protocol, each frame has an extra bit immediately following the data field called an address bit. A frame with the address bit set to 1 is an address frame; a frame with the address bit set to 0 is a data frame. The idle period timing is irrelevant in this mode. [Figure 23-7](#) illustrates the format of several blocks and frames with the address-bit mode.

When address-bit mode is used, the value of the TXWAKE bit is the value sent as the address bit. To send an address frame, software must set the TXWAKE bit. This bit is cleared as the contents of the SCITD are shifted from the TXWAKE register so that all frames sent are data except when the TXWAKE bit is written as a 1.

No dummy write to SCITD is required before an address frame is sent in address-bit mode. The first byte written to SCITD after the TXWAKE bit is written to 1 is transmitted with the address bit set when address-bit mode is used.




Figure 23-7. Address-Bit Multiprocessor Communication Format

23.2.1.5 SCI Multibuffered Mode

To reduce CPU load when receiving or transmitting data , the SCI/LIN module has eight separate receive and transmit buffers. Multibuffered mode is enabled by setting the MBUF MODE bit.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers and TDy transmit buffers register to SCITXSHF register. The 3-bit compare register contains the number of data bytes expected to be received or transmitted. the LENGTH value in SCIFORMAT register indicates the expected length and is used to load the 3-bit compare register.

A receive interrupt (RX interrupt; see the SCIINTVECT0 and SCIINTVECT1 registers), and a receive ready RXRDY flag set in SCIFLR register can occur after receiving a response if there are no response receive errors for the frame (such as, there is, frame error, and overrun error).

A transmit interrupt (TX interrupt), and a transmit ready flag (TXRDY flag in SCIFLR register) can occur after transmitting a response.

Figure 23-8 and Figure 23-9 show the receive and transmit multibuffer functional block diagram, respectively.




Figure 23-8. Receive Buffers




Figure 23-9. Transmit Buffers

23.2.2 SCI Interrupts

The SCI/LIN module has two interrupt lines, level 0 and level 1, to the vectored interrupt manager (VIM) module (see [Figure 23-10](#)). Two offset registers SCIINTVECT0 and SCIINTVECT1 determine which flag triggered the interrupt according to the respective priority encoders. Each interrupt condition has a bit to enable/disable the interrupt in the SCISETINT and SCICLRINT registers, respectively.

Each interrupt also has a bit that can be set as interrupt level 0(INT0) or as interrupt level 1(INT1). By default, interrupts are in interrupt level 0. SCISETINTLVL sets a given interrupt to level1. SCICLEARINTLVL resets a given interrupt level to the default level 0.

The interrupt vector registers SCIINTVECT0 and SCIINTVECT1 return the vector of the pending interrupt line INT0 or INT1. If more than one interrupt is pending, the interrupt vector register holds the highest priority interrupt.




Figure 23-10. General Interrupt Scheme




Figure 23-11. Interrupt Generation for Given Flags

23.2.2.1 Transmit Interrupt

To use transmit interrupt functionality, SET TX INT bit must be enabled . The transmit ready (TXRDY) flag is set when the SCI transfers the contents of SCITD to the shift register, SCITXSHF. The TXRDY flag indicates that SCITD is ready to be loaded with more data. In addition, the SCI sets the TX EMPTY bit if both the SCITD and SCITXSHF registers are empty. If the SET TX INT bit is set, then a transmit interrupt is generated when the TXRDY flag goes high. Transmit Interrupt is not generated immediately after setting the SET TX INT . Transmit Interrupt is generated only after the first transfer from SCITD to SCITXSHF, that is first data has to be written to SCITD before any interrupt gets generated. To transmit further data, data can be written to SCITD in the transmit Interrupt service routine.

Writing data to the SCITD register clears the TXRDY bit. When this data has been moved to the SCITXSHF register, the TXRDY bit is set again. The interrupt request can be suspended by setting the CLR TX INT bit; however, when the SET TX INT bit is again set to 1, the TXRDY interrupt is asserted again. The transmit interrupt request can be eliminated until the next series of values is written to SCITD, by disabling the transmitter using the TXENA bit, by a software reset SWnRST, or by a device hardware reset.

23.2.2.2 Receive Interrupt

The receive ready (RXRDY) flag is set when the SCI transfers newly received data from SCIRXSHF to SCIRD. The RXRDY flag therefore indicates that the SCI has new data to be read. Receive interrupts are enabled by the SET RX INT bit. If the SET RX INT is set when the SCI sets the RXRDY flag, then a receive interrupt is generated. The received data can be read in the Interrupt Service routine.

23.2.2.3 WakeUp Interrupt

SCI sets the WAKEUP flag if bus activity on the RX line either prevents power-down mode from being entered, or RX line activity causes an exit from power-down mode. If enabled (SET WAKEUP INT), wakeup interrupt is triggered once WAKEUP flag is set.

23.2.2.4 Error Interrupts

The following error detections are supported with an interrupt by the SCI module:

- Parity errors (PE)
- Frame errors (FE)
- Break Detect errors (BRKDT)
- Overrun errors (OE)
- Bit errors (BE)

There are 16 interrupt sources in the SCI/LIN module. In SCI mode, 8 interrupts are supported, as listed in [Table 23-4](#).

If all of these errors (PE, FE, BRKDT, OE, BE) are flagged, an interrupt for the flagged errors is generated if enabled. A message is valid for both the transmitter and the receiver, if there is no error detected until the end of the frame. Each of these flags is located in the receiver status (SCIFLR) register ([Table 23-5](#) and [Table 23-6](#)).

Table 23-4. SCI/LIN Interrupts

| Offset ⁽¹⁾ | Interrupt | Applicable to SCI | Applicable to LIN |
|-----------------------|---|-------------------|-------------------|
| 0 | No interrupt | - | - |
| 1 | Wakeup | Yes | Yes |
| 2 | Inconsistent-sync-field error (ISFE) | No | Yes |
| 3 | Parity error (PE) | Yes | Yes |
| 4 | ID | No | Yes |
| 5 | Physical bus error (PBE) | No | Yes |
| 6 | Frame error (FE) | Yes | Yes |
| 7 | Break detect (BRKDT) | Yes | No |
| 8 | Checksum error (CE) | No | Yes |
| 9 | Overrun error (OE) | Yes | Yes |
| 10 | Bit error (BE) | Yes | Yes |
| 11 | Receive | Yes | Yes |
| 12 | Transmit | Yes | Yes |
| 13 | No-response error (NRE) | No | Yes |
| 14 | Timeout after wakeup signal (150ms) | No | Yes |
| 15 | Timeout after three wakeup signals (1.5s) | No | Yes |
| 16 | Timeout (Bus Idle, 4s) | No | Yes |

(1) Offset 1 is the highest priority. Offset 16 is the lowest priority.

Table 23-5. SCI Receiver Status Flags

| SCI Flag | Register | Bit | Value After Reset⁽¹⁾ |
|-----------------|-----------------|------------|--|
| CE | SCIFLR | 29 | 0 |
| ISFE | SCIFLR | 28 | 0 |
| NRE | SCIFLR | 27 | 0 |
| FE | SCIFLR | 26 | 0 |
| OE | SCIFLR | 25 | 0 |
| PE | SCIFLR | 24 | 0 |
| RXWAKE | SCIFLR | 12 | 0 |
| RXRDY | SCIFLR | 9 | 0 |
| BUSY | SCIFLR | 3 | 0 |
| IDLE | SCIFLR | 2 | 1 |
| WAKEUP | SCIFLR | 1 | 0 |
| BRKDT | SCIFLR | 0 | 0 |

(1) The flags are frozen with the reset value while SWnRST = 0.

Table 23-6. SCI Transmitter Status Flags

| SCI Flag | Register | Bit | Value After Reset⁽¹⁾ |
|-----------------|-----------------|------------|--|
| BE | SCIFLR | 31 | 0 |
| PBE | SCIFLR | 30 | 0 |
| TXWAKE | SCIFLR | 10 | 0 |
| TXEMPTY | SCIFLR | 11 | 1 |
| TXRDY | SCIFLR | 8 | 1 |

(1) The flags are frozen with the reset value while SWnRST = 0.

23.2.3 SCI Configurations

Before the SCI sends or receives data, the SCI registers can be properly configured. Upon power-up or a system-level reset, each bit in the SCI registers is set to a default state. The registers are writable only after the RESET bit in the SCIGCR0 register is set to 1. Of particular importance is the SWnRST bit in the SCIGCR1 register. The SWnRST is an active-low bit initialized to 0 and keeps the SCI in a reset state until the bit is programmed to 1. Therefore, all SCI configuration can be completed before a 1 is written to the SWnRST bit.

The following list details the configuration steps that software can perform prior to the transmission or reception of data. As long as the SWnRST bit is cleared to 0 the entire time that the SCI is being configured, the order in which the registers are programmed is not important.

- Enable SCI by setting the RESET bit to 1.
- Clear the SWnRST bit to 0 before SCI is configured.
- Select the desired frame format by programming the SCIGCR1 register.
- Set both the RX FUNC and TX FUNC bits in SCIPIO0 to 1 to configure the LINRX and LINTX pins for SCI functionality.
- Select the baud rate to be used for communication by programming the BRS register.
- Set the CLOCK bit in SCIGCR1 to 1 to select the internal clock.
- Set the CONT bit in SCIGCR1 to 1 to make SCI not halt for an emulation breakpoint until the current reception or transmission is complete (this bit is used only in an emulation environment).
- Set the LOOP BACK bit in SCIGCR1 to 1 to connect the transmitter to the receiver internally (this feature is used to perform a self-test).
- Set the RXENA bit in SCIGCR1 to 1, if data is to be received.
- Set the TXENA bit in SCIGCR1 to 1, if data is to be transmitted.
- Set the SWnRST bit to 1 after SCI is configured.
- Perform receiving or transmitting data (see [Section 23.2.3.1](#) or [Section 23.2.3.2](#)).

23.2.3.1 Receiving Data

The SCI receiver is enabled to receive messages, if both the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the LINRX pin functions as a general-purpose I/O pin rather than as an SCI function pin.

SCI module can receive data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multibuffer Mode

After a valid idle period is detected, data is automatically received as the data arrives on the LINRX pin.

23.2.3.1.1 Receiving Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUF MODE bit in SCIGCR1 is cleared to 0. In this mode, SCI sets the RXRDY bit when the SCI transfers newly received data from SCIRXSHF to SCIRD. The SCI clears the RXRDY bit after the new data in SCIRD has been read. Also, as data is transferred from SCIRXSHF to SCIRD, the SCI sets the FE, OE, or PE flags if any of these error conditions were detected in the received data. These error conditions are supported with configurable interrupt capability. The wakeup and break-detect status bits are also set if one of these errors occurs, but the bits do not necessarily occur at the same time that new data is being loaded into SCIRD.

You can receive data by:

1. Polling Receive Ready Flag
2. Receive Interrupt

In polling method, software can poll for the RXRDY bit and read the data from the SCIRD register once the RXRDY bit is set high. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use interrupts. To use the interrupt method, the SET RX INT bit is set. An interrupt is generated the moment the RXRDY bit is set.

23.2.3.1.2 Receiving Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit in SCIGCR1 is set to 1. In this mode, SCI sets the RXRDY bit after receiving the programmed number of data in the receive buffer, the complete frame. The error condition detection logic is similar to the single-buffer mode, except that this logic monitors for the complete frame. Like single-buffer mode, use the polling or interrupt method to read the data. The SCI clears the RXRDY bit after the new data in SCIRD has been read.

23.2.3.2 Transmitting Data

The SCI transmitter is enabled if both the TX FUNC bit and the TXENA bit are set to 1. If the TX FUNC bit is not set, the LINTX pin functions as a general-purpose I/O pin rather than as an SCI function pin. Any value written to the SCITD before TXENA is set to 1 is not transmitted. Both of these control bits allow for the SCI transmitter to be held inactive independently of the receiver.

SCI module can transmit data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multibuffered or Buffered SCI Mode

23.2.3.2.1 Transmitting Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUF MODE bit in SCIGCR1 is cleared to 0. In this mode, SCI waits for data to be written to SCITD, transfers the data to SCITXSHF, and transmits the data. The TXRDY and TX EMPTY bits indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to SCITD, the TXRDY bit is set. Additionally, if both SCITD and SCITXSHF are empty, then the TX EMPTY bit is also set.

You can transmit data by:

1. Polling Transmit Ready Flag
2. Transmit Interrupt

In polling method, software can poll for the TXRDY bit to go high before writing the data to the SCITD register. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt method. To use the interrupt method, the SET TX INT bit is set. An interrupt is generated the moment the TXRDY bit is set. When the SCI has completed transmission of all pending frames, the SCITXSHF register and SCITD are empty, the TXRDY bit is set, and an interrupt request is generated, if enabled. Because all data has been transmitted, the interrupt request must be halted. This can either be done by disabling the transmit interrupt (CLR TX INT) or by disabling the transmitter (clear TXENA bit).

Note

The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

23.2.3.2.2 Transmitting Data in Multibuffer Mode

Multibuffer mode is selected when the MBUF MODE bit in SCIGCR1 is set to 1. Like single-buffer mode, you can use the polling or interrupt method to write the data to be transmitted. The transmitted data has to be written to the SCITD registers. SCI waits for data to be written to the SCITD register and transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically.

23.2.4 SCI Low-Power Mode

The SCI/LIN can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and the module registers. Setting the POWERDOWN bit causes the SCI to enter local low-power mode and clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode as any register access enables the clock to SCI for that particular access alone.

The wakeup interrupt is used to allow the SCI to exit low-power mode automatically when a low level is detected on the LINRX pin and also this clears the POWERDOWN bit. If wakeup interrupt is disabled, then the SCI/LIN immediately enters low-power mode whenever it is requested and also any activity on the LINRX pin does not cause the SCI to exit low-power mode.

Note

Enabling Local Low-Power Mode During Receive and Transmit

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI immediately generates a wakeup interrupt to clear the powerdown bit and prevents the SCI from entering low-power mode and thus completes the current reception. Otherwise, if the wakeup interrupt is disabled, then the SCI completes the current reception and then enters the low-power mode.

23.2.4.1 Sleep Mode for Multiprocessor Communication

When the SCI receives data and transfers that data from SCIRXSHF to SCIRD, the RXRDY bit is set and if RX INT ENA is set, the SCI also generates an interrupt. The interrupt triggers the CPU to read the newly received frame before another one is received. In multiprocessor communication modes, this default behavior can be enhanced to provide selective indication of new data. When SCI receives an address frame that does not match the address, the device can ignore the data following this non-matching address until the next address frame by using sleep mode. Sleep mode can be used with both idle-line and address-bit multiprocessor modes.

If sleep mode is enabled by the SLEEP bit, then the SCI transfers data from SCIRXSHF to SCIRD only for address frames. Therefore, in sleep mode, all data frames are assembled in the SCIRXSHF register without being shifted into the SCIRD and without initiating a receive interrupt request. Upon reception of an address frame, the contents of the SCIRXSHF are moved into SCIRD, and the software must read SCIRD and determine if the SCI is being addressed by comparing the received address against the address previously set in the software and stored somewhere in memory (the SCI does not have hardware available for address comparison). If the SCI is being addressed, the software must clear the SLEEP bit so that the SCI loads SCIRD with the data of the data frames that follow the address frame.

When the SCI has been addressed and sleep mode has been disabled (in software) to allow the receipt of data, the SCI can check the RXWAKE bit (SCIFLR.12) to determine when the next address has been received. The bit is set to 1, if the current value in SCIRD is an address; the bit is set to 0, if SCIRD contains data. If the RXWAKE bit is set, then software can check the address in SCIRD against the address. If SCIRD is still being addressed, then sleep mode can remain disabled; otherwise, the SLEEP bit can be set again.

Following is a sequence of events typical of sleep mode operation:

- The SCI is configured and both sleep mode and receive actions are enabled.
- An address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is not being addressed, so the value of the SLEEP bit is not changed.
- Several data frames are shifted into SCIRXSHF, but no data is moved to SCIRD and no receive interrupts are generated.
- A new address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is being addressed and clears the SLEEP bit.
- Data shifted into SCIRXSHF is transferred to SCIRD, and a receive interrupt is generated after each data frame is received.
- In each interrupt routine, software checks RXWAKE to determine if the current frame is an address frame.
- Another address frame is received, RXWAKE is set, software determines that the SCI is not being addressed and sets the SLEEP bit back to 1. No receive interrupts are generated for the data frames following this address frame.

By ignoring data frames that are not intended for the device, fewer interrupts are generated. Otherwise, these interrupts require CPU intervention to read data that is of no significance to this specific device. Using sleep mode can help free some CPU resources.

Except for the RXRDY flag, the SCI continues to update the receiver status flags (see [Table 23-5](#)) while sleep mode is active. In this way, if an error occurs on the receive line, an application can immediately respond to the error and take the appropriate corrective action.

Because the RXRDY bit is not updated for data frames when sleep mode is enabled, the SCI can enable sleep mode and use a polling algorithm if desired. In this case, when RXRDY is set, software knows that a new address has been received. If the SCI is not being addressed, then the software can not change the value of the SLEEP bit and can continue to poll RXRDY.

23.3 Local Interconnect Network Module

23.3.1 LIN Communication Formats

The SCI/LIN module can be used in LIN mode or SCI mode. The enhancements for baud generation and additional receive/transmit buffers necessary for LIN mode operation are also part of the enhanced buffered SCI module. LIN mode is selected by enabling LIN MODE bit in SCIGCR1 register.

Note

The SCI/LIN is built around the SCI platform and uses a similar sampling scheme: 16 samples for each bit with majority vote on samples 8, 9, and 10. For the START bit, the first three samples are used.

The SCI/LIN control registers are located at the SCI/LIN base address. For a detailed description of each register, see [Section 23.7](#).

23.3.1.1 LIN Standards

For compatibility with LIN2.0 standard the following additional features are implemented over LIN1.3:

1. Support for LIN 2.0 checksum
2. Enhanced synchronizer FSM support for frame processing
3. Enhanced handling of extended frames
4. Enhanced baud rate generator
5. Update wakeup/go to sleep

The LIN module covers the CPU performance-consuming features, defined in the *LIN Specification Package* Revision 1.3 and 2.0 by hardware. The Master Mode of LIN module is compatible with LIN 2.1 standard.

23.3.1.2 Message Frame

The LIN protocol defines a message frame format, shown in [Figure 23-12](#). Each frame includes one master header, one response, one in-frame response space, and inter-byte spaces. In-frame-response and inter-byte spaces can be 0.

There is no arbitration in the definition of the LIN protocol; therefore, multiple slave nodes responding to a header can be detected as an error.

The LIN bus is a single-channel wired-AND bus. The bus has a binary level: either dominant for a value of 0 or recessive for a value of 1.




Figure 23-12. LIN Protocol Message Frame Format: Master Header and Response

23.3.1.2.1 Message Header

The header of a message is initiated by a master (see [Figure 23-13](#)) and consists of a three field-sequence:

- The synchronization break field signaling the beginning of a message
- The synchronization field conveying bit rate information of the LIN bus
- The identification field denoting the content of a message




Figure 23-13. Header 3 Fields: Synch Break, Synch, and ID

23.3.1.2.2 Response

The format of the response is as illustrated in [Figure 23-14](#). There are two types of fields in a response: data and checksum. The data field consists of exactly one data byte, one start bit, and one stop bit, for a total of 10 bits. The LSB is transmitted first. The checksum field consists of one checksum byte, one start bit and one stop bit. The checksum byte is the inverted modulo-256 sum over all data bytes in the data fields of the response.




Figure 23-14. Response Format of LIN Message Frame

The format of the response is a stream of N data fields and one checksum field. Typically N is from 1 to 8, with the exception of the extended command frames ([Section 23.3.1.6](#)). The length N of the response is indicated either with the optional length control bits of the ID Field (this is used in standards earlier than LIN 1.x); see [Table 23-7](#), or by LENGTH value in SCIFORMAT[18:16] register; see [Table 23-8](#). The SCI/LIN module supports response lengths from 1 to 8 bytes in compliance with LIN 2.0.

Table 23-7. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than v1.3

| ID5 | ID4 | Number of Data Bytes |
|-----|-----|----------------------|
| 0 | 0 | 2 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 8 |

Table 23-8. Response Length with SCIFORMAT[18:16] Programming

| SCIFORMAT[18:16] | Number of Bytes |
|------------------|-----------------|
| 000 | 1 |
| 001 | 2 |
| 010 | 3 |
| 011 | 4 |
| 100 | 5 |
| 101 | 6 |
| 110 | 7 |
| 111 | 8 |

23.3.1.3 Synchronizer

The synchronizer has three major functions in the messaging between master and slave nodes. It generates the master header data stream, it synchronizes to the LIN bus for responding, and it locally detects timeouts. A bit rate is programmed using the prescalers in the BRSR register to match the indicated LIN_speed value in the LIN description file.

The LIN synchronizer performs the following functions: master header signal generation, slave detection and synchronization to message header with optional baud rate adjustment, response transmission timing and timeout control.

The LIN synchronizer is capable of detecting an incoming break and initializing communication at all times.

23.3.1.4 Baud Rate

The transmission baud rate of any node is configured by the CPU at the beginning; this defines the bit time T_{bit} . The bit time is derived from the fields P and M in the baud rate selection register (BRSR). There is an additional 3-bit fractional divider value, field U in the BRSR register, which further fine-tunes the data-field baud rate.

The ranges for the prescaler values in the BRSR register are:

$$P = 0, 1, 2, 3, \dots, 2^{24} - 1$$

$$M = 0, 1, 2, \dots, 15$$

$$U = 0, 1, 2, 3, 4, 5, 6, 7$$

The P, M, and U values in the BRSR register are user programmable. The P and M dividers can be used for both SCI mode and LIN mode to select a baud rate. The U value is an additional 3-bit value determining that “ aT_{VCLK} ” (with $a = 0, 1$) is added to each T_{bit} as explained in [Section 23.3.1.4.2](#). If the ADAPT bit is set and the LIN slave is in adaptive baud rate mode, then all these divider values are automatically obtained during header reception when the synchronization field is measured.

The LIN protocol defines baud rate boundaries as:

$$1\text{kHz} \leq F_{LINCLK} \leq 20\text{kHz}$$

All transmitted bits are shifted in and out at T_{bit} periods.

23.3.1.4.1 Fractional Divider

The M field of the BRSR register modifies the integer prescaler P for fine tuning of the baud rate. The M value adds in increments of 1/16 of the P value.

The bit time, T_{bit} is expressed in terms of the VCLK period T_{VCLK} as follows:

For all P other than 0, and all M,

$$T_{bit} = 16 \left(P + 1 + \frac{M}{16} \right) T_{VCLK}$$

For P= 0 : $T_{bit} = 32T_{VCLK}$

Therefore, the LINCLK frequency is given by:

$$F_{\text{LINCLK}} = \frac{F_{\text{VCLK}}}{16(P + 1 + \frac{M}{16})} \quad \text{For all } P \text{ other than zero}$$

$$F_{\text{LINCLK}} = \frac{F_{\text{VCLK}}}{32} \quad \text{For } P = 0$$

23.3.1.4.2 Superfractional Divider

The superfractional divider scheme applies to the following modes:

- LIN master mode (sync field + identifier field + response field + checksum field)
- LIN slave mode (response field + checksum field)

23.3.1.4.2.1 Superfractional Divider In LIN Mode

Building on the 4-bit fractional divider M (BRSR[27:24], the superfractional divider uses an additional 3-bit modulating value, illustrated in [Table 23-9](#). The sync field (0x55), the identifier field, and the response field can all be seen as 8-bit data bytes flanked by a start bit and a stop bit. The bits with a 1 in the table have an additional VCLK period added to the T_{bit} . In LIN master mode, bit modulation applies to sync field + identifier field + response field. In LIN slave mode, bit modulation applies to identifier field + response field.

Table 23-9. Superfractional Bit Modulation for LIN Master Mode and Slave Mode

| BRSR[30:28] | Start Bit | D[0] | D[1] | D[2] | D[3] | D[4] | D[5] | D[6] | D[7] | Stop Bit |
|-------------|-----------|------|------|------|------|------|------|------|------|----------|
| 0h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 2h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 3h | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 4h | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 5h | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 6h | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 7h | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

The baud rate varies over a LIN data field to average according to the BRSR[30:28] value by a d fraction of the peripheral internal clock: $0 < d < 1$.

The instantaneous bit time is expressed in terms of T_{VCLK} as follows:

For all P other than 0, and all M and d (0 or 1),

$$T'_{\text{bit}} = \left[16 \left(P + 1 + \frac{M}{16} \right) + d \right] T_{\text{VCLK}}$$

For P = 0, $T_{\text{bit}} = 32T_{\text{VCLK}}$

The averaged bit time is expressed in terms of T_{VCLK} as follows:

For all P other than 0, and all M and d ($0 < d < 1$),

$$T^a \text{bit} = \left[16 \left(P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For P = 0, $T_{\text{bit}} = 32T_{VCLK}$

23.3.1.5 Header Generation

Automatic generation of the LIN protocol header data stream is supported without CPU interaction. The CPU triggers a message header generation and the LIN state machine handles the generation. A master node initiates header generation on the CPU writes to the IDBYTE in the LINID register. The header is always sent by the master to initiate a LIN communication and consists of three fields: synchronization break field, synchronization field, and identification field, as seen in [Figure 23-15](#).

Note

The LIN protocol uses the parity bits in the identifier. The control length bits are optional to the LIN protocol.




Figure 23-15. Message Header in Terms of T_{bit}

- The break field consists of two components:
 - The synchronization break (SYNCH BREAK) consists of a minimum of 13 (dominant) low bits to a maximum of 20 dominant bits. The sync break length can be extended from the minimum with the 3-bit SBREAK value in the LINCOMP register.
 - The synchronization break delimiter (SDEL) consists of a minimum of 1 (recessive) high bit to a maximum of 4 recessive bits. The delimiter marks the end of the synchronization break field. The sync break delimiter length depends on the 2-bit SDEL value in the LINCOMP register.
- The synchronization field (SYNCH FIELD) consists of one start bit, byte 0x55, and a stop bit. SYNCH FIELD is used to convey T_{bit} information and resynchronize LIN bus nodes.
- The identifier field ID byte can use 6 bits as an identifier, with optional length control and two optional bits as parity of the identifier. The identifier parity is used and checked if the PARITY ENA bit is set. If length control bits are not used, then there can be a total of 64 identifiers plus parity. If neither length control or parity are used there can be up to 256 identifiers. See [Figure 23-16](#) for an illustration of the ID field.

Note

Optional Control Length Bits

The control length bits only apply to LIN standards prior to LIN 1.3. IDBYTE field conveys response length information if compliant to standards earlier than LIN1.3. The SCIFORMAT register stores the length of the response for later versions of the LIN protocol.




Figure 23-16. ID Field

Note

If the LIN module, configured as a slave in multibuffer mode, is in the process of transmitting data while a new header comes in, the module can end up responding with the data from the previous interrupted response (not the data corresponding to the new ID). To avoid this scenario, the following procedure can be used:

1. Check for the Bit Error (BE) during the response transmission. If the BE flag is set, this indicates that a collision has happened on the LIN bus (here because of the new Synch Break).
 2. In the Bit Error ISR, configure the TD0 and TD1 registers with the next set of data to be transmitted on a TX Match for the incoming ID. Before writing to TD0/TD1 make sure that there was not already an update because of a Bit Error; otherwise, TD0/TD1 can be written twice for one ID.
 3. Once the complete ID is received, based on the match, the newly configured data is transmitted by the node.
-

23.3.1.5.1 Event Triggered Frame Handling

The LIN 2.0 protocol uses event-triggered frames that can occasionally cause collisions. Event-triggered frames are handled in software.

If no slave answers to an event triggered frame header, the master node sets the NRE flag, and a NRE interrupt occurs if enabled. If a collision occurs, a frame error and checksum error can arise before the NRE error. Those errors are flagged and the appropriate interrupts occur, if enabled.

Frame errors and checksum errors depend on the behavior and synchronization of the responding slaves. If the slaves are totally synchronized and stop transmission once the collision occurred, it is possible that only the NRE error is flagged despite the occurrence of a collision. To detect if there has been a reception of one byte before the NRE error is flagged, the BUS BUSY flag can be used as an indicator.

The BUS BUSY flag is set on the reception of the first bit of the header and remains set until the header reception is complete, and again is set on the reception of the first bit of the response. In the case of a collision, the flag is cleared in the same cycle as the NRE flag is set.

Software can implement the following sequence:

- Once the reception of the header is done (poll for RXID flag), wait for the BUS BUSY flag to get set or the NRE flag to get set.
- If the BUS BUSY flag is not set before the NRE flag, then a true no response is the case (no data has been transmitted onto the bus).
- If the BUS BUSY flag gets set, then wait for the NRE flag to get set or for successful reception. If the NRE flag is set, then a collision has occurred on the bus.

Even in the case of a collision, the received (corrupted) data is accessible in the RX buffers; registers LINRD0 and LINRD1.

23.3.1.5.2 Header Reception and Adaptive Baud Rate

A slave node baud rate can optionally be adjusted to the detected bit rate as an option to the LIN module. The adaptive baud rate option is enabled by setting the ADAPT bit. During header reception, a slave measures the baud rate during detection of the synch field. If ADAPT bit is set, then the measured baud rate is compared to the slave node programmed baud rate and adjusted to the LIN bus baud rate if necessary.

The slave node adjusts to any measured baud rate that is within $\pm 10\%$ of the programmed baud rate. For example, if the expected baud rate is programmed at 20kbps, the slave node detects any baud rate between 18kbps and 22kbps and adjusts accordingly. The MBRSR register prescaler is determined by the following formula:

$$MBR = \frac{F_{VCLK}}{1.1 \times F_{LINCLK}}$$

The LIN synchronizer determines two measurements: BRK_count and BAUD_count ([Figure 23-17](#)). These values are always calculated during the Header reception for synch field validation ([Figure 23-18](#)).




Figure 23-17. Measurements for Synchronization

By measuring the values BRK_count and BAUD_count, a valid sync break sequence can be detected as described in [Figure 23-18](#). The four numbered events in [Figure 23-17](#) signal the start/stop of the synchronizer counter. The synchronizer counter uses VCLK as the time base.

The synchronizer counter is used to measure the sync break relative to the detecting node T_{bit} . For a slave node receiving the sync break, a threshold of $11 T_{bit}$ is used as required by the LIN protocol. For detection of the dominant data stream of the sync break, the synchronizer counter is started on a falling edge and stopped on a rising edge of the LINRX. On detection of the sync break delimiter, the synchronizer counter value is saved and then reset.

On detection of five consecutive falling edges, the BAUD_count is measured. Bit timing calculation and consistency to required accuracy is implemented following the recommendations of LIN revision 2.0. A slave node can calculate a single T_{bit} time by division of BAUD_count by 8. In addition, for consistency between the detected edges the following is evaluated:

$$\text{BAUD_count} + \text{BAUD_count} \gg 2 + \text{BAUD_count} \gg 3 \leq \text{BRK_count}$$

The BAUD_count value is shifted 3 times to the right and rounded using the first insignificant bit to obtain a T_{bit} unit. If the ADAPT bit is set, then the detected baud rate is compared to the programmed baud rate.

During the header reception processing as illustrated in [Figure 23-18](#), if the measured BRK_count value is less than $11 T_{bit}$, the sync break is not valid according to the protocol for a fixed rate. If the ADAPT bit is set, then the MBRS register is used for measuring BRK_count and BAUD_count values and automatically adjusts to any allowed LIN bus rate (refer to *LIN Specification Package 2.0*).

Note

In adaptive mode, the MBRS divider can be set to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise, a 0x00 data byte can mistakenly be detected as a sync break.

The break-threshold relative to the slave node is $11 T_{bit}$. The break is $13 T_{bit}$ as specified in LIN v1.3.




Figure 23-18. Synchronization Validation Process and Baud Rate Adjustment

If the synch field is not detected within the given tolerances, the inconsistent-sync-field-error (ISFE) flag is set. An ISFE interrupt is generated, if enabled by the respective bit in the SCISETINT register. The ID byte can be received after the synch field validation was successful. Any time a valid break (larger than $11 T_{bit}$) is detected, the receiver state machine can reset to reception of this new frame. This reset condition is only valid during response state, not if an additional synch break occurs during header reception.

Note

When an inconsistent sync field (ISFE) error occurs, suggested action for the application is to reset the SWnRST bit and set the SWnRST bit to make sure that the internal state machines are back to the normal states.

23.3.1.6 Extended Frames Handling

The LIN protocol 2.0 and prior includes two extended frames with identifiers 62 (user-defined) and 63 (reserved extended). The response data length of the user-defined frame (ID 62, or 0x3E) is unlimited. The length for this identifier is set at network configuration time to be shared with the LIN bus nodes.

Extended frame communication is triggered on reception of a header with identifier 0x3E; see [Figure 23-19](#). Once the extended frame communication is triggered, unlike normal frames, this communication needs to be stopped before issuing another header. To stop the extended frame communication the STOP EXT FRAME bit must be set.




Figure 23-19. Optional Embedded Checksum in Response for Extended Frames

An ID interrupt is generated (if enabled and there is a match) on reception of ID 62 (0x3E). This interrupt allows the CPU using a software counter to keep track of the bytes that are being sent out and decides when to calculate and insert a checksum byte (recommended at periodic rates). To handle this procedure, SC bit is used. A write to the send checksum bit SC initiates an automatic send of the checksum byte. The last data field can always be a checksum in compliance with the LIN protocol.

The periodicity of the checksum insertion, defined at network configuration time, is used by the receiving node to evaluate the checksum of the ongoing message, and has the benefit of enhanced reliability.

For the sending node, the checksum is automatically embedded each time the send checksum bit SC is set. For the receiving node, the checksum is compared each time the compare checksum bit CC is set; see [Figure 23-20](#).

Note

The LIN 2.0 enhanced checksum does not apply to the reserved identifiers. The reserved identifiers always use the classic checksum.




Figure 23-20. Checksum Compare and Send for Extended Frames

23.3.1.7 Timeout Control

Any LIN node listening to the bus and expecting a response initiated from a master node can flag a no-response error timeout event. The LIN protocol defines four types of timeout events, which are all handled by the hardware of the LIN module. The four LIN protocol events are:

- No-response timeout error
- Bus idle detection
- Timeout after wakeup signal
- Timeout after three wakeup signals

23.3.1.7.1 No-Response Error (NRE)

The no-response error occurs when any node expecting a response waits for T_{FRAME_MAX} time and the message frame is not fully completed within the maximum length allowed, T_{FRAME_MAX} . After this time, a no-response error (NRE) is flagged in the NRE bit of the SCIFLR register. An interrupt is triggered, if enabled.

As specified in the LIN 1.3 standard, the minimum time to transmit a frame is:

$$T_{FRAME_MIN} = T_{HEADER_MIN} + T_{DATA_FIELD} + T_{CHECKSUM_FIELD} = 44 + 10N$$

where N = number of data fields.

And the maximum time frame is given by:

$$T_{FRAME_MAX} = T_{FRAME_MIN} * 1.4 = (44 + 10N) * 1.4$$

The timeout value T_{FRAME_MAX} is derived from the N number of data fields value, see [Table 23-10](#). The N value is either embedded in the header ID field for messages or is part of the description file. In the latter case, the 3-bit CHAR value in SCIFORMAT register indicates the value for N .

Note

The length coding of the ID field does not apply to two extended frame identifiers, ID fields of 0x3E (62) and 0x3F (63). In these cases, the ID field can be followed by an arbitrary number of data byte fields. Also, the LIN 2.0 protocol specification mentions that ID field 0x3F (63) cannot be used. For these two cases, the NRE is not handled by the LIN hardware.

Table 23-10. Timeout Values in T_{bit} Units

| N | T _{DATA_FIELD} | T _{FRAME_MIN} | T _{FRAME_MAX} |
|---|-------------------------|------------------------|------------------------|
| 1 | 10 | 54 | 76 |
| 2 | 20 | 64 | 90 |
| 3 | 30 | 74 | 104 |
| 4 | 40 | 84 | 118 |
| 5 | 50 | 94 | 132 |
| 6 | 60 | 104 | 146 |
| 7 | 70 | 114 | 160 |
| 8 | 80 | 124 | 174 |

23.3.1.7.2 Bus Idle Detection

The second type of timeout can occur when a node detects an inactive LIN bus: no transitions between recessive and dominant values are detected on the bus. This happens after a minimum of 4 seconds (this is 80,000 F_{LINCLK} cycles with the fastest bus rate of 20kbps). If a node detects no activity in the bus as the TIMEOUT bit is set, assume that the LIN bus is in sleep mode. Application software can use the Timeout flag to determine when the LIN bus is inactive and put the LIN into sleep mode by writing the POWERDOWN bit.

Note

After the timeout was flagged, a SWnRESET must be asserted before entering Low-Power Mode. This is required to reset the receiver in case that an incomplete frame is on the bus before the idle period.

23.3.1.7.3 Timeout After Wakeup Signal and Timeout After Three Wakeup Signals

The third and fourth types of timeout are related to the wakeup signal. A node initiating a wakeup must expect a header from the master within a defined amount of time: timeout after wakeup signal. See [Section 23.4.3](#) for more details.

23.3.1.8 TXRX Error Detector (TED)

The following sources of error are detected by the TXRX error detector logic (TED). The TED logic consists of a bit monitor, an ID parity checker, and a checksum error. The following errors are detected:

- Bit errors (BE)
- Physical bus errors (PBE)
- Identifier parity errors (PE)
- Checksum errors (CE)

All of these errors (BE, PBE, PE, CE) are flagged. An interrupt for the flagged errors is generated if enabled. A message is valid for both the transmitter and the receiver if there is no error detected until the end of the frame.

23.3.1.8.1 Bit Errors

A bit error (BE) is detected at the bit time when the bit value that is monitored is different from the bit value that is sent. A bit error is indicated by the BE flag in SCIFLR. After signaling a BE, the transmission is aborted no later than the next byte. The bit monitor makes sure that the transmitted bit in LINTX is the correct value on the LIN bus by reading back on the LINRX pin as shown in [Figure 23-21](#).

Note

If a bit occurs due to receiving a header during a slave response, NRE/TIMEOUT flag is not set for the new frame.




Figure 23-21. TXRX Error Detector

23.3.1.8.2 Physical Bus Errors

A Physical Bus Error (PBE) has to be detected by a master, if no valid message can be generated on the bus (bus shorted to GND or VBAT). The bit monitor detects a PBE during the header transmission, if no Sync Break can be generated (for example, because of a bus shortage to VBAT) or if no Sync Break delimiter can be generated (for example, because of a bus shortage to GND). Once the Sync Break Delimiter was validated, all other deviations between the monitored and the sent bit value are flagged as Bit Errors (BE) for this frame.

23.3.1.8.3 ID Parity Errors

If parity is enabled, an ID parity error (PE) is detected if any of the two parity bits of the sent ID byte are not equal to the calculated parity on the receiver node. The two parity bits are generated using the following mixed parity algorithm:

$$P0 = ID0 \oplus ID1 \oplus ID2 \oplus ID4 \text{ (even Parity)}$$

$$P1 = ID1 \oplus ID3 \oplus ID4 \oplus ID5 \text{ (odd Parity)}$$

If an ID-parity error is detected, the ID-parity error is flagged, and the received ID is not valid. See [Section 23.3.1.9](#) for details.

23.3.1.8.4 Checksum Errors

A checksum error (CE) is detected and flagged at the receiving end, if the calculated modulo-256 sum over all received data bytes (including the ID byte if the enhanced checksum type) plus the checksum byte does not result in 0xFF. The modulo-256 sum is calculated over each byte by adding with carry, where the carry bit of each addition is added to the LSB of the resulting sum.

For the transmitting node, the checksum byte sent at the end of a message is the inverted sum of all the data bytes (see [Figure 23-22](#)) for classic checksum implementation. The checksum byte is the inverted sum of the identifier byte and all the data bytes (see [Figure 23-23](#)) for the LIN 2.0 compliant enhanced checksum implementation. The classic checksum implementation can always be used for reserved identifiers 60 to 63; therefore, the CTYPE bit is overridden in this case. For signal-carrying-frame identifiers (0 to 59) the type of checksum used depends on the CTYPE bit.




Figure 23-22. Classic Checksum Generation at Transmitting Node




Figure 23-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node

23.3.1.9 Message Filtering and Validation

Message filtering uses the entire identifier to determine which nodes participate in a response, either receiving or transmitting a response. Therefore, two acceptance masks are used as shown in Figure 23-24. During header reception, all nodes filter the ID-Field (ID-Field is the part of the header explained in Figure 23-16) to determine whether the nodes transmit a response or receive a response for the current message. There are two masks for message ID filtering: one to accept a response reception, the other to initiate a response transmission. See Figure 23-24. All nodes compare the received ID to the identifier stored in the ID-Responder Task BYTE of the LINID register and use the RX ID MASK and the TX ID MASK fields in the LINMASK register to filter the bits of the identifier that can not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there is an ID RX flag and an interrupt is triggered if enabled. If there is a TX match with no parity error and the TXENA bit is set, there is an ID TX flag and an interrupt is triggered if enabled in the SCISETINT register.

The masked bits become "don't cares" for the comparison. To build a mask for a set of identifiers, an XOR function can be used.




Figure 23-24. ID Reception, Filtering, and Validation

For example, to build a mask to accept IDs 0x26 and 0x25 using LINID[7:0] = 0x20; that is, compare 5 most-significant bits (MSBs) and filter 3 least-significant bits (LSBs), the acceptance mask can be:

$$(0x26 + 0x25) \oplus 0x20 = 0x07$$

A mask of all zeros compares all bits of the received identifier in the shift register with the ID-BYTE in LINID[7:0]. If HGEN CTRL is set to 1, a mask of 0xFF always causes a match. A mask of all 1s filters all bits of the received identifier, and thus there is an ID match regardless of the content of the ID-Responder Task BYTE field in the LINID register.

Note

When the HGEN CTRL bit = 0, the LIN nodes compare the received ID to the ID-BYTE field in the LINID register, and use the RX ID MASK and the TX ID MASK in the LINMASK register to filter the bits of the identifier that can not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there is an ID RX flag and an interrupt is triggered if enabled. A mask of all 0s compares all bits of the received identifier in the shift register with the ID-BYTE field in LINID[7:0]. A mask of all 1s filters all bits of the received identifier and there is no match.

If HGEN CTRL = 1:

- Received ID is compared with the ID-Responder Task byte, using the RXID mask and the TXID mask.
- A mask of all 1s always result in a match.
- A mask of all 0s means all the bits must be the same to result in a match.
- If a mask has some bits that are 1s, then those bits are not used for the filtering criterion.

If HGEN CTRL = 0:

- Received ID is compared with the ID byte, using the RXID mask and the TXID mask.
- A mask of all 1s results in no match.
- A mask of all 0s means all the bits must be the same to result in a match.
- If a mask has some bits that are 1s, then those bits are not used for the filtering criterion.

During header reception, the received identifier is copied to the Received ID field LINID[23:16]. If there is no parity error and there is either a TX match or an RX match, then the corresponding TX or RX ID flag is set. If the ID interrupt is enabled, then an ID interrupt is generated.

After the ID interrupt is generated, the CPU can read the Received ID field LINID[23:16] and determine what response to load into the transmit buffers.

Note

When byte 0 is written to TD0 (LINTD0[31:24]), the response transmission is automatically generated.

In multibuffer mode, the TXRDY flag is set when all the response data bytes and checksum byte are copied to the shift register SCITXSHF. In non-multibuffer mode, the TXRDY flag is set each time a byte is copied to the SCITXSHF register, and also for the last byte of the frame after the checksum byte is copied to the SCITXSHF register.

In multibuffer mode, the TXEMPTY flag is set when both the transmit buffers TDy and the SCITXSHF shift register are emptied and the checksum has been sent. In non-multibuffer mode, TXEMPTY is set each time TD0 and SCITXSHF are emptied, except for the last byte of the frame where the checksum byte must also be transmitted.

If parity is enabled, all slave receiving nodes validate the identifier using all eight bits of the received ID byte. The SCI/LIN flags a corrupted identifier if an ID-parity error is detected.

23.3.1.10 Receive Buffers

To reduce CPU load when receiving a LIN N-byte (with $N = 1\text{--}8$) response in interrupt mode , the SCI/LIN module has eight receive buffers. These buffers can store an entire LIN response in the RDy receive buffers.

Figure 23-8 illustrates the receive buffers.

The checksum byte following the data bytes is validated by the internal checksum calculator. The checksum error (CE) flag indicates a checksum error and a CE interrupt is generated if enabled in the SCISETINT register.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers if multibuffer mode is enabled, or to RD0 if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be received. In cases where the ID BYTE field does not convey message length (see Note: *Optional Control Length Bits* in Section 23.3.1.5), the LENGTH value, indicates the expected length and is used to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMM MODE bit.

A receive interrupt, and a receive ready RXRDY flag can occur after receiving a response, if there are no response receive errors for the frame (such as, there is no checksum error, frame error, and overrun error). The checksum byte is compared before acknowledging a reception.

Note

In multibuffer mode following are the scenarios associated with clearing the RXRDY flag bit:

1. The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.
 2. For LENGTH less than or equal to 4, Read to RD0 register clears the RXRDY flag.
 3. For LENGTH greater than 4, Read to RD1 register clears the RXRDY flag.
-

23.3.1.11 Transmit Buffers

To reduce the CPU load when transmitting a LIN N-byte (with $N = 1\text{--}8$) response in interrupt mode , the SCI/LIN module has 8 transmit buffers, TD0–TD7 in LINTD0 and LINTD1. With these transmit buffers, an entire LIN response field can be preloaded in the TXy transmit buffers. [Figure 23-9](#) illustrates the transmit buffers.

The multibuffer 3-bit counter counts the data bytes transferred from the TDy transmit buffers register if multibuffer mode is enabled, or from TD0 to SCITXSHF if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be transmitted. If the ID field is not used to convey message length (see *Note: Optional Control Length Bits* in [Section 23.3.1.5](#)), the LENGTH value indicates the expected length and is used instead to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMM MODE bit.

A transmit interrupt (TX interrupt) and a transmit ready flag (TXRDY flag) can occur after transmitting a response.

The checksum byte is automatically generated by the checksum calculator and sent after the data-fields transmission is finished. The multibuffer 3-bit counter counts the data bytes transferred from the TDy buffers into the SCITXSHF register.

Note

The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt using the SCICLRINT register or by disabling the transmitter using the TXENA bit.

23.3.2 LIN Interrupts

LIN and SCI modes have a common interrupt block, as explained in [Section 23.2.2](#). There are 16 interrupt sources in the SCI/LIN module, with 8 of them being LIN mode only, as seen in [Table 23-4](#).

A LIN message frame indicating the timing and sequence of the LIN interrupts that can occur is shown in [Figure 23-25](#).




Figure 23-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence

23.3.3 Servicing LIN Interrupts

When servicing an interrupt, clear the corresponding flag in the flag register (SCIIFLR) before clearing the global interrupt (LIN_GLB_INT_CLR). The ISR can follow the guidelines below. This prevents any spurious or duplicate interrupt from occurring.

- Clear the LIN interrupt flag in the SCIIFLR register.
- Read the LIN interrupt status register to make sure the flag is cleared.
- Clear the global interrupt flag bit in LIN_GLB_INT_CLR.

Note

The transmit interrupt is generated before the LIN transmitter is ready to accept new data. Inside of the LIN transmit ISR, the software can wait until the buffer is completely empty before loading the next data. This can be done by polling for the Bus Busy Flag (SCIIFLR.BUSY) to be 0.

23.3.4 LIN Configurations

The following list details the configuration steps that software can perform prior to the transmission or reception of data in LIN mode. As long as the SWnRST bit in the SCIGCR1 register is cleared to 0 the entire time that the LIN is being configured, the order in which the registers are programmed is not important.

- Enable LIN by setting RESET bit.
- Clear SWnRST to 0 before configuring the LIN.
- Enable the LINRX and LINTX pins by setting the RX FUNC and TX FUNC bits.
- Select LIN mode by programming LIN MODE bit.
- Select master or slave mode by programming the CLOCK bit.
- Select the desired frame format (checksum, parity, length control) by programming SCIGCR1.
- Select multibuffer mode by programming MBUF MODE bit.
- Select the baud rate to be used for communication by programming BRSR.
- Set the maximum baud rate to be used for communication by programming MBRSR.
- Set the CONT bit to make LIN not halt for an emulation breakpoint until the LIN current reception or transmission is complete (this bit is used only in an emulation environment).
- Set LOOP BACK bit to connect the transmitter to the receiver internally if needed (this feature is used to perform a self-test).
- Select the receiver enable RXENA bit, if data is to be received.
- Select the transmit enable TXENA bit, if data is to be transmitted.
- Select the RX ID MASK and the TX ID MASK fields in the LINMASK register.
- Set SWnRST to 1 after the LIN is configured.
- Perform Receive or Transmit data (see [Section 23.3.1.9](#), [Section 23.3.4.1](#), and [Section 23.3.4.2](#)).

23.3.4.1 Receiving Data

The LIN receiver is enabled to receive messages if both the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the LINRX pin functions as a general-purpose I/O pin rather than as a LIN function pin.

The ID RX FLAG is set after a valid LIN ID is received with RX Match. An ID interrupt is generated, if enabled.

23.3.4.1.1 Receiving Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUF MODE bit is cleared to 0. In this mode, LIN sets the RXRDY bit when the LIN transfers newly received data from SCIRXSHF to RD0. The SCI clears the RXRDY bit after the new data in RD0 has been read. Also, as data is transferred from SCIRXSHF to RD0, the LIN sets the FE, OE, or PE flags if any of these error conditions were detected in the received data. These error conditions are supported with configurable interrupt capability.

You can receive data by:

1. Polling Receive Ready Flag
2. Receive Interrupt

In polling method, software can poll for the RXRDY bit and read the data from RD0 byte of the LINRD0 register once the RXRDY bit is set high. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt method. To use the interrupt method, the SET RX INT bit is set. An interrupt is generated the moment the RXRDY bit is set. If the checksum scheme is enabled by setting the Compare Checksum (CC) bit to 1, the checksum is compared on the byte that is currently being received, which is expected to be the checksum byte. The CC bit is cleared once the checksum is received. A CE is immediately flagged, if there is a checksum error.

23.3.4.1.2 Receiving Data in Multibuffer Mode

Multibuffer mode is selected when the MBUF MODE bit is set to 1. In this mode, LIN sets the RXRDY bit after receiving the programmed number of data in the receive buffer and the checksum field, the complete frame. The error condition detection logic is similar to the single-buffer mode, except that this logic monitors for the complete frame. Like single-buffer mode, you can use the polling or interrupt method to read the data. The received data has to be read from the LINRD0 and LINRD1 registers, based on the number of bytes. For a LENGTH less than or equal to 4, a read from the LINRD0 register clears the RXRDY flag. For a LENGTH greater than 4, a read from the LINRD1 register clears the RXRDY flag. If the checksum scheme is enabled by setting the Compare Checksum (CC) bit to 1 during the reception of the data, then the byte that is received after the reception of the programmed number of data bytes indicated by the LENGTH field is treated as a checksum byte. The CC bit is cleared once the checksum is received and compared.

23.3.4.2 Transmitting Data

The LIN transmitter is enabled if both the TX FUNC bit and the TXENA bit are set to 1. If the TX FUNC bit is not set, the LINTX pin functions as a general-purpose I/O pin rather than as a LIN function pin. Any value written to the TD0 before the TXENA bit is set to 1 is not transmitted. Both of these control bits allow for the LIN transmitter to be held inactive independently of the receiver.

The ID TX flag is set after a valid LIN ID is received with TX Match. An ID interrupt is generated, if enabled.

23.3.4.2.1 Transmitting Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUF MODE bit is cleared to 0. In this mode, LIN waits for data to be written to TD0, transfers the data to SCITXSHF, and transmits the data. The TXRDY and TX EMPTY bits indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to TD0, the TXRDY bit is set. Additionally, if both TD0 and SCITXSHF are empty, then the TX EMPTY bit is also set.

You can transmit data by:

1. Polling Transmit Ready Flag
2. Transmit Interrupt

In polling method, software can poll for the TXRDY bit to go high before writing the data to the TD0. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt method. To use the interrupt method, the SET TX INT bit is set. An interrupt is generated the moment the TXRDY bit is set. When the LIN has completed transmission of all pending frames, the SCITXSHF register and the TD0 are empty, the TXRDY bit is set, and an interrupt request is generated, if enabled. Because all data has been transmitted, the interrupt request can be halted. This can either be done by disabling the transmit interrupt (CLR TX INT) or by disabling the transmitter (clear TXENA bit). If the checksum scheme is enabled by setting the Send Checksum (SC) bit to 1, the checksum byte is sent after the current byte transmission. The SC bit is cleared after the checksum byte has been transmitted.

Note

The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

23.3.4.2.2 Transmitting Data in Multibuffer Mode

Multibuffer mode is selected when the MBUF MODE bit is set to 1. Like single-buffer mode, you can use the polling or interrupt method to write the data to be transmitted. The transmitted data has to be written to the LINTD0 and LINTD1 registers, based on the number of bytes. LIN waits for data to be written to Byte 0 (TD0) of the LINTD0 register and transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically. If the checksum scheme is enabled by setting the Send Checksum (SC) bit to 1, the checksum is sent after transmission of the last byte of the programmed number of data bytes, indicated by the LENGTH field. The SC bit is cleared after the checksum byte has been transmitted.

23.4 Low-Power Mode

The SCI/LIN module can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN module. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive. If global low-power mode is requested while the receiver is receiving data, then the SCI/LIN completes the current reception and then enters the low-power mode, that is, module enters low-power mode only when Busy bit (SCIFLR.3) is cleared.

The LIN module can enter low-power mode either when there was no activity on the LINRX pin for more than 4 seconds (this can be either a constant recessive or dominant level) or when a Sleep Command frame was received. Once the Timeout flag (SCIFLR.4) was set or once a Sleep Command was received, the POWERDOWN bit (SCIGCR2.0) must be set by the application software to make the module enter local low-power mode. A wakeup signal terminates the sleep mode of the LIN bus.

Note**Enabling Local Low-Power Mode During Receive and Transmit**

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI/LIN immediately generates a wakeup interrupt to clear the power-down bit.

Thus, the SCI/LIN is prevented from entering low-power mode and completes the current reception. Otherwise, if the wakeup interrupt is disabled, the SCI/LIN completes the current reception and then enters the low-power mode.

23.4.1 Entering Sleep Mode

In LIN protocol, a sleep command is used to broadcast the sleep mode to all nodes. The sleep command consists of a diagnostic master request frame with identifier 0x3C (60), with the first data field as 0x00. There must be no activity in the bus once all nodes receive the sleep command: the bus is in sleep mode.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and registers. Clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode. If a register is accessed in low-power mode, this access results in enabling the clock to the module for that particular access alone.


23.4.2 Wakeup

The wakeup interrupt is used to allow the SCI/LIN module to automatically exit a low-power mode. A SCI/LIN wakeup is triggered when a low level is detected on the receive RX pin, and this clears the POWERDOWN bit.

Note

If the wakeup interrupt is disabled, then the SCI/LIN enters low-power mode whenever the SCI/LIN is requested to do so, but a low level on the receive RX pin does not cause the SCI/LIN to exit low-power mode.

In LIN mode, any node can terminate sleep mode by sending a wakeup signal, see [Figure 23-26](#). A slave node that detects the bus in sleep mode, and with a wakeup request pending, sends a wakeup signal. The wakeup signal is a dominant value on the LIN bus for T_{WUSIG} : this is at least 5 T_{bits} for the LIN bus baud rates. The wakeup signal is generated by sending a 0xF0 byte containing 5 dominant T_{bits} and 5 recessive T_{bits} .

**Figure 23-26. Wakeup Signal Generation**

Assuming a bus with no noise or loading effects, a write of 0xF0 to TD0 loads the transmitter to meet the wakeup signal timing requirement for T_{WUSIG} . Then, setting the GENWU bit transmits the preloaded value in TD0 for a wakeup signal transmission.

Note

The GENWU bit can be set/reset only when SWnRST is set to 1 and the node is in power-down mode. The bit is cleared on a valid synch break detection. A master sending a wakeup request, exits power-down mode upon reception of the wakeup pulse. The bit is cleared on a SWnRST. This can be used to stop a master from sending further wakeup requests.

The TI TPIC1021 LIN transceiver, upon receiving a wakeup signal, translates it to the microcontroller for wakeup with a dominant level on the RX pin, or a signal to the voltage regulator. While the POWERDOWN bit is set, if the LIN module detects a recessive-to-dominant edge (falling edge) on the RX pin, the LIN module generates a wakeup interrupt if enabled in the SCISETINT register.

According to LIN protocol 2.0, the TI TPIC1021 LIN transceiver detecting a dominant level on the bus longer than 150ms detects it as a wakeup request. The LIN slave is ready to listen to the bus in less than 100ms ($T_{INITIALIZE} < 100\text{ms}$) after a dominant-to-recessive edge (end-of-wakeup signal).

23.4.3 Wakeup Timeouts

The LIN protocol defines the following timeouts for a wakeup sequence. After a wakeup signal has been sent to the bus, all nodes wait for the master to send a header. If no synch field is detected before 150ms (3,000 cycles at 20kHz) after a wakeup signal is transmitted, a new wakeup is sent by the same node that requested the first wakeup. This sequence is not repeated more than two times. After three attempts to wake up the LIN bus, wakeup signal generation is suspended for a 1.5s (30,000 cycles at 20kHz) period after three breaks.

Note

To achieve compatibility to LIN1.3 timeout conditions, the MBRS register must be set to make sure that the LIN 2.0 (real-time-based) timings meet the LIN 1.3 bit time base. A node triggering the wakeup can set the MBRS register accordingly to meet the targeted time as $128 \text{ Tbits} \times \text{programmed prescaler}$.

The LIN handles the wakeup expiration times defined by the LIN protocol with a hardware implementation.

23.5 Emulation Mode

In emulation mode, the CONT bit determines how the SCI/LIN operates when the program is suspended. The SCI/LIN counters are affected by this bit during debug mode. When set, the counters are not stopped and when cleared, the counters are stopped debug mode.

Any reads in emulation mode to a SCI/LIN register do not have any effect on the flags in the SCIFLR register.

Note

When emulation mode is entered during the Frame transmission or reception of the frame and CONT bit is not set, communication is not expected to be successful. The suggested usage is to set CONT bit during emulation mode for successful communication.

23.6 Software

23.6.1 LIN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/lin

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com).

23.6.1.1 LIN Internal Loopback with Interrupts

FILE: lin_ex1_loopback_interrupts.c

This example configures the LIN module in commander mode for internal loopback with interrupts. The module is setup to perform 8 data transmissions with different transmit IDs and varying transmit data. Upon reception of an ID header, an interrupt is triggered on line 0 and an interrupt service routine (ISR) is called. The received data is then checked for accuracy.

The example can be adjusted to use interrupt line 1 instead of line 0 by un-commenting
"LIN_setInterruptLevel1()" *External Connections*

- None.

Watch Variables

- txData - An array with the data being sent
- rxData - An array with the data that was received
- result - The example completion status (PASS = 0xABCD, FAIL = 0xFFFF)
- level0Count - The number of line 0 interrupts
- level1Count - The number of line 1 interrupts

23.6.1.2 LIN SCI Mode Internal Loopback with Interrupts

FILE: lin_ex2_sci_loopback.c

This example configures the LIN module in SCI mode for internal loopback with interrupts. The LIN module performs as a SCI with a set character and frame length in a non-multi-buffer mode. The module is setup to continuously transmit a character, wait to receive that character, and repeat.

External Connections

- None.

Watch Variables

- rxCount - The number of RX interrupts
- transmitChar - The character being transmitted
- receivedChar - The character received

23.6.1.3 LIN Internal Loopback without interrupts(polled mode)

FILE: lin_ex4_loopback_polling.c

This example configures the LIN module in commander mode for internal loopback without interrupts. The module is setup to perform 8 data transmissions with different transmit IDs and varying transmit data. Waits for reception of an ID header. The received data is then checked for accuracy.

External Connections

- None.

Watch Variables

- txData - An array with the data being sent
- rxData - An array with the data that was received
- result - The example completion status (PASS = 0xABCD, FAIL = 0xFFFF)

23.7 SCI/LIN Registers

The SCI/LIN module registers are based on the SCI registers, with added functionality registers enabled by the LIN MODE bit in the SCIGCR1 register.

These registers are accessible in 32-bit reads or writes. The SCI/LIN is controlled and accessed through the registers listed in the following sections. Among the features that can be programmed are the LIN protocol mode, communication and timing modes, baud rate value, frame format, and interrupt configuration.

23.7.1 LIN Base Address Table

Table 23-11. LIN Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|-----------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| LinaRegs | LIN_REGS | LINA_BASE | 0x0000_6A00 | YES |

23.7.2 LIN_REGS Registers

[Table 23-12](#) lists the memory-mapped registers for the LIN_REGS registers. All register offset addresses not listed in [Table 23-12](#) should be considered as reserved locations and the register contents should not be modified.

Table 23-12. LIN_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|-----------------|--------------------------------------|------------------|---------|
| 0h | SCIGCR0 | Global Control Register 0 | Go | |
| 4h | SCIGCR1 | Global Control Register 1 | Go | |
| 8h | SCIGCR2 | Global Control Register 2 | Go | |
| Ch | SCISETINT | Interrupt Enable Register | Go | |
| 10h | SCICLEARINT | Interrupt Disable Register | Go | |
| 14h | SCISETINTLVL | Set Interrupt Level Register | Go | |
| 18h | SCICLEARINTLVL | Clear Interrupt Level Register | Go | |
| 1Ch | SCIFLR | Flag Register | Go | |
| 20h | SCIINTVECT0 | Interrupt Vector Offset Register 0 | Go | |
| 24h | SCIINTVECT1 | Interrupt Vector Offset Register 1 | Go | |
| 28h | SCI FORMAT | Length Control Register | Go | |
| 2Ch | BRSR | Baud Rate Selection Register | Go | |
| 30h | SCI EID | Emulation buffer Register | Go | |
| 34h | SCI RD | Receiver data buffer Register | Go | |
| 38h | SCI TD | Transmit data buffer Register | Go | |
| 3Ch | SCIPIO0 | Pin control Register 0 | Go | |
| 44h | SCIPIO2 | Pin control Register 2 | Go | |
| 60h | LINCOMP | Compare register | Go | |
| 64h | LINRD0 | Receive data register 0 | Go | |
| 68h | LINRD1 | Receive data register 1 | Go | |
| 6Ch | LINMASK | Acceptance mask register | Go | |
| 70h | LINID | LIN ID Register | Go | |
| 74h | LINTD0 | Transmit Data Register 0 | Go | |
| 78h | LINTD1 | Transmit Data Register 1 | Go | |
| 7Ch | MBRSR | Maximum Baud Rate Selection Register | Go | |
| 90h | IODFTCTRL | IODFT for LIN | Go | |
| E0h | LIN_GLB_INT_EN | LIN Global Interrupt Enable Register | Go | |
| E4h | LIN_GLB_INT_FLG | LIN Global Interrupt Flag Register | Go | |
| E8h | LIN_GLB_INT_CLR | LIN Global Interrupt Clear Register | Go | |

Complex bit access types are encoded to fit into small table cells. [Table 23-13](#) shows the codes that are used for access types in this section.

Table 23-13. LIN_REGS Access Type Codes

| Access Type | Code | Description |
|-------------|---------|---------------------|
| Read Type | | |
| R | R | Read |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |

Table 23-13. LIN_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|--------------------------|---------|--|
| W1S | W 1S | Write 1 to set |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

23.7.2.1 SCIGCR0 Register (Offset = 0h) [Reset = 00000000h]

SCIGCR0 is shown in [Figure 23-27](#) and described in [Table 23-14](#).

Return to the [Summary Table](#).

The SCIGCR0 register defines the module reset.

Figure 23-27. SCIGCR0 Register

| | | | | | | | |
|----------|----|----|----|----|----|----|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | RESET |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |

Table 23-14. SCIGCR0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-1 | RESERVED | R | 0h | Reserved |
| 0 | RESET | R/W | 0h | This bit resets the SCI/LIN module. This bit is effective in LIN or SCI-compatible mode.. This bit affects the reset state of the SCI/LIN module. Reset type: SYSRSn 0h (R/W) = SCI/LIN module is in held in reset. 1h (R/W) = SCI/LIN module is out of reset. |

23.7.2.2 SCIGCR1 Register (Offset = 4h) [Reset = 00000000h]

SCIGCR1 is shown in [Figure 23-28](#) and described in [Table 23-15](#).

Return to the [Summary Table](#).

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI.

Figure 23-28. SCIGCR1 Register

| | | | | | | | |
|----------|---------|------------------|----------|--------|-----------|------------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | TXENA | | RXENA | |
| R-0h | | | | R/W-0h | | R/W-0h | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | CONT | | LOOPBACK | |
| R-0h | | | | R/W-0h | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | STOPEXTFRA ME | HGENCTRL | CTYPE | MBUFMODE | ADAPT | SLEEP |
| R-0h | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWnRST | LINMODE | CLK_Master | STOP | PARITY | PARITYENA | TIMINGMODE | COMM MODE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 23-15. SCIGCR1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-26 | RESERVED | R | 0h | Reserved |
| 25 | TXENA | R/W | 0h | <p>Transmit enable. This bit is effective in LIN and SCI modes. Data is transferred from SCITD or the TDy (with y=0, 1,...7) buffers in LIN mode to the SCITXSHF shift out register only when the TXENA bit is set. Note: Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent (including the checksum byte in LIN mode). Reset type: SYSRSn 0h (R/W) = Disable transfers from SCITD or TDy to SCITXSHF 1h (R/W) = Enable transfers of data from SCITD or TDy to SCITXSHF</p> |

Table 23-15. SCIGCR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 24 | RXENA | R/W | 0h | <p>Receive enable.</p> <p>This bit is effective in LIN or SCI-compatible mode. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD or the receive multibuffers.</p> <p>Note: Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags (see Table 7) from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.</p> <p>Note: If RXENA is cleared before the time the reception of a frame is complete, the data from the frame is not transferred into the receive buffer.</p> <p>Note: If RXENA is set before the time the reception of a frame is complete, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Prevents the receiver from transferring data from the shift buffer to the receive buffer or multi-buffers</p> <p>1h (R/W) = Allows the receiver to transfer data from the shift buffer to the receive buffer or multi-buffers</p> |
| 23-18 | RESERVED | R | 0h | Reserved |
| 17 | CONT | R/W | 0h | <p>Continue on suspend.</p> <p>This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI/LIN operates when the program is suspended. This bit affects the LIN counters. When this bit is set, the counters are not stopped during debug. When this bit is cleared, the counters are stopped during debug.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = When debug mode is entered, the SCI/LIN state machine is frozen. Transmissions and LIN counters are halted and resume when debug mode is exited.</p> <p>1h (R/W) = When debug mode is entered, the SCI/LIN continues to operate until the current transmit and receive functions are complete.</p> |
| 16 | LOOPBACK | R/W | 0h | <p>Loopback bit.</p> <p>This bit is effective in LIN or SCI-compatible mode. The self-checking option for the SCI/LIN can be selected with this bit. If the LINTX and LINRX pins are configured with SCI/LIN functionality, then the LINTX pin is internally connected to the LINRX pin. Externally, during loop back operation, the LINTX pin outputs a high value and the LINRX pin is in a high-impedance state. If this bit value is changed while the SCI/LIN is transmitting or receiving data, errors may result.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Loopback mode is disabled.</p> <p>1h (R/W) = Loopback mode is enabled.</p> |
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | STOPEXTFRAME | R/W | 0h | <p>Stop extended frame communication.</p> <p>This bit is effective in LIN mode only. This bit can be written only during extended frame communication. When the extended frame communication is stopped, this bit is cleared automatically.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect</p> <p>1h (R/W) = Extended frame communication will be stopped, once current frame transmission/reception is completed.</p> |

Table 23-15. SCIGCR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|------|-------|--|
| 12 | HGENCTRL | R/W | 0h | <p>HGEN control bit.</p> <p>This bit is effective in LIN mode only. This bit controls the type of mask filtering comparison.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = ID filtering using ID-Byte. RECEIVEDID and IDBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in NO match.</p> <p>1h (R/W) = ID filtering using ID-SLAVETask byte (Recommended). RECEIVEDID and IDSLAVETASKBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in ALWAYS match</p> |
| 11 | CTYPE | R/W | 0h | <p>Checksum type.</p> <p>This bit is effective in LIN mode only. This bit controls the type of checksum to be used: classic or enhanced.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Classic checksum is used. This checksum is compatible with LIN 1.3 Slave nodes. The classic checksum contains the modulo-256 sum with carry over all data bytes. Frames sent with Identifier 60 (0x3C) to 63 (0x3F) must always use the classic checksum.</p> <p>1h (R/W) = Enhanced checksum is used. The enhanced checksum is compatible with LIN 2.0 and newer Slave nodes. The enhanced checksum contains the modulo-256 sum with carry over all data bytes AND the protected Identifier.</p> |
| 10 | MBUFMODE | R/W | 0h | <p>Multibuffer mode.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit controls receive/transmit buffer usage, that is, whether the RX/TX multibuffers are used or a single register, RD0/TD0, is used.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The multi-buffer mode is disabled. 1h (R/W) = The multi-buffer mode is enabled.</p> |
| 9 | ADAPT | R/W | 0h | <p>Adapt mode enable.</p> <p>This mode is effective in LIN mode only. This bit has an effect during the detection of the Sync Field. There are two LIN protocol bit rate modes that could be enabled with this bit according to the Node capability file definition: automatic or select. Software and network configuration will decide which of the previous two modes. When this bit is cleared, the LIN 2.0 protocol fixed bit rate should be used. If the ADAPT bit is set, a LIN Slave node detecting the baudrate will compare it to the prescalers in BRSR register and update it if they are different. The BRSR register will be updated with the new value. If this bit is not set there will be no adjustment to the BRSR register. This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Automatic baudrate adjustment is disabled. 1h (R/W) = Automatic baudrate adjustment is enabled.</p> |

Table 23-15. SCIGCR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 8 | SLEEP | R/W | 0h | <p>SCI sleep. SCI compatibility mode only. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI out of sleep mode.</p> <p>The receiver still operates when the SLEEP bit is set however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition. The SLEEP bit is not automatically cleared when an address byte is detected.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Sleep mode is disabled. 1h (R/W) = Sleep mode is enabled.</p> |
| 7 | SWnRST | R/W | 0h | <p>Software reset (active low). This bit is effective in LIN or SCI-compatible mode. The SCI/LIN should only be configured while SWnRST = 0.</p> <p>Only the following configuration bits can be changed in runtime (i.e., while SWnRESET = 1):</p> <ul style="list-style-type: none"> - STOP EXT Frame (SCIGCR1[13]) - CC bit (SCIGCR2[17]) - SC bit (SCIGCR2[16]) <p>Reset type: SYSRSn</p> <p>0h (R/W) = The SCI/LIN is in its reset state no data will be transmitted or received. Writing a 0 to this bit initializes the SCI/LIN state machines and operating flags. All affected logic is held in the reset state until a 1 is written to this bit.</p> <p>1h (R/W) = The SCI/LIN is in its ready state transmission and reception can occur. After this bit is set to 1, the configuration of the module should not change.</p> |
| 6 | LINMODE | R/W | 0h | <p>LIN mode This bit controls the mode of operation of the module.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = LIN mode is disabled SCI compatibility mode is enabled. 1h (R/W) = LIN mode is enabled SCI compatibility mode is disabled.</p> |
| 5 | CLK_Master | R/W | 0h | <p>SCI internal clock enable or LIN Master/Slave configuration. In the SCI mode, this bit enables the clock to the SCI module. In LIN mode, this bit determines whether a LIN node is a Slave or Master.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Reserved. LIN mode: The module is in Slave mode. 1h (R/W) = SCI-compatible mode: Enable clock to the SCI module. LIN mode: The node is in Master mode.</p> |
| 4 | STOP | R/W | 0h | <p>SCI number of stop bits. This bit is effective in SCI-compatible mode only.</p> <p>Note: The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit (if STOP = 1) to begin checking for an idle period.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = One stop bit is used. 1h (R/W) = Two stop bits are used.</p> |

Table 23-15. SCIGCR1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------|------|-------|---|
| 3 | PARITY | R/W | 0h | <p>SCI parity odd/even selection. This bit is effective in SCI-compatible mode only. If the PARITY ENA bit (SCIGCR1.2) is set, PARITY designates odd or even parity. The parity bit is calculated based on the data bits in each frame and the address bit (in address-bit mode). The start and stop fields in the frame are not included in the parity calculation. This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Odd parity is used. The SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1. 1h (R/W) = Even parity is used. The SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</p> |
| 2 | PARITYENA | R/W | 0h | <p>Parity enable. Enables or disables the parity function.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Parity disabled no parity bit is generated during transmission or is expected during reception. LIN mode: ID-parity verification is disabled. 1h (R/W) = SCI compatible mode: Parity enabled. A parity bit is generated during transmission and is expected during reception. LIN mode: ID-parity verification is enabled.</p> |
| 1 | TIMINGMODE | R/W | 0h | <p>SCI timing mode bit. This bit is effective in SCI-compatible mode only. It must be set to 1 when the SCI mode is used. This bit configures the SCI for asynchronous operation.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Reserved. 1h (R/W) = Must be set to 1 when module is configured for SCI operation</p> |
| 0 | COMM MODE | R/W | 0h | <p>SCI/LIN communication mode bit. In compatibility mode, it selects the SCI communication mode. In LIN mode it selects length control option for ID-field bits ID4 and ID5.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Idle-line mode is used. LIN mode: ID4 and ID5 are not used for length control. 1h (R/W) = SCI-compatible mode: Address-bit mode is used. LIN mode: ID4 and ID5 are used for length control.</p> |

23.7.2.3 SCIGCR2 Register (Offset = 8h) [Reset = 00000000h]

SCIGCR2 is shown in [Figure 23-29](#) and described in [Table 23-16](#).

Return to the [Summary Table](#).

The SCIGCR2 register is used to send or compare a checksum byte during extended frames, to generate a wakeup and for low-power mode control of the LIN module.

Figure 23-29. SCIGCR2 Register

| | | | | | | | |
|----------|----|----|----|----|----|-----------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | CC | SC |
| R-0h | | | | | | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | GENWU | |
| R-0h | | | | | | R/W-0h | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | POWERDOWN | |
| R-0h | | | | | | R/W-0h | |

Table 23-16. SCIGCR2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-18 | RESERVED | R | 0h | Reserved |
| 17 | CC | R/W | 0h | <p>Compare Checksum. This mode is effective in LIN mode only. This bit is used by the receiver for extended frames to trigger a checksum compare. The user will initiate this transaction by writing a one to this bit. In non multibuffer mode, once the CC bit is set, the checksum will be compared on the byte that is currently being received, expected to be the checkbyte. During Multi-buffer mode, following are the scenarios associated with the CC bit :</p> <ul style="list-style-type: none"> - If CC bit is set during the reception of the data, then the byte that is received after the reception of the programmed no. of data bytes indicated by SCIFORMAT[18:16], is treated as a checksum byte. - If CC bit is set during the IDLE period (i.e. during inter-frame space), then the next immediate byte will be treated as a checksum byte. <p>A CE will immediately be flagged if there is a checksum error. This bit is automatically cleared once the checksum is successfully compared. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Compare checksum on expected checkbyte</p> |

Table 23-16. SCIGCR2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 16 | SC | R/W | 0h | <p>Send Checksum</p> <p>This mode is effective in LIN mode only. This bit is used by the transmitter with extended frames to send a checksum. In non multibuffer mode the checksum will be sent after the current byte transmission. In multibuffer mode the checksum will be sent after the last byte count, indicated by the SCIFORMAT[18:16]).</p> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No checksum will be sent. 1h (R/W) = A checksum will be sent. This bit will automatically get cleared after the checksum is transmitted. The checksum will not be sent if this bit is set before transmitting the very first byte, that is, during interframe space.</p> |
| 15-9 | RESERVED | R | 0h | Reserved |
| 8 | GENWU | R/W | 0h | <p>Generate wakeup signal.</p> <p>This bit controls the generation of a wakeup signal, by transmitting the TDO buffer value. This bit is cleared on reception of a valid sync break.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect 1h (R/W) = Transmit TDO for wakeup. This bit will be cleared on a SWnRST (SCIGCR1.7)</p> |
| 7-1 | RESERVED | R | 0h | Reserved |
| 0 | POWERDOWN | R/W | 0h | <p>Power down.</p> <p>This bit is effective in LIN or SCI-compatible mode. When the powerdown bit is set, the SCI/LIN module attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wakeup interrupt is disabled, then the SCI/LIN will delay low-power mode from being entered until completion of reception. In LIN mode the user may set the POWERDOWN bit on Sleep Command reception or on idle bus detection (more than 4 seconds, i.e. 80,000 cycles at 20kHz)</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Normal operation 1h (R/W) = Request local low-power mode</p> |

23.7.2.4 SCISETINT Register (Offset = Ch) [Reset = 00000000h]

SCISETINT is shown in [Figure 23-30](#) and described in [Table 23-17](#).

Return to the [Summary Table](#).

The SCISETINT register is used to enable the various interrupts available in the LIN module.

Figure 23-30. SCISETINT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------|---------------|----------|----------------|-----------|----------------|-------------|------------|
| SETBEINT | SETPBEINT | SETCEINT | SETISFEINT | SETNREINT | SETFEINT | SETOEINT | SETPEINT |
| R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | SET_RX_DMA_ALL | SET_RX_DMA | SET_TX_DMA |
| R-0h | | | | | R/W1S-0h | R/W1S-0h | R/W1S-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | SETIDINT | RESERVED | | | SETRXINT | SETTXINT |
| R-0h | | R/W1S-0h | R-0h | | | R/W1S-0h | R/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SETTOA3WUSI NT | SETTOAWUSI NT | RESERVED | SETTIMEOUTI NT | RESERVED | SETWAKEUPIN T | SETBRKDTINT | |
| R/W1S-0h | R/W1S-0h | R-0h | R/W1S-0h | R-0h | R/W1S-0h | R/W1S-0h | |

Table 23-17. SCISETINT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|-------|-------|---|
| 31 | SETBEINT | R/W1S | 0h | <p>Set bit error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a bit error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 30 | SETPBEINT | R/W1S | 0h | <p>Set physical bus error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a physical bus error occurs. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 29 | SETCEINT | R/W1S | 0h | <p>Set checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a checksum error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 28 | SETISFEINT | R/W1S | 0h | <p>Set inconsistent-sync-field-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is an inconsistent sync field error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |

Table 23-17. SCISETINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|----------------|-------|-------|---|
| 27 | SETNREINT | R/W1S | 0h | <p>Set no-response-error interrupt.</p> <p>This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a no-response error occurs.</p> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled.</p> |
| 26 | SETFEINT | R/W1S | 0h | <p>Set framing-error interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a framing error occurs.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled.</p> |
| 25 | SETOEINT | R/W1S | 0h | <p>Set overrun-error interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when an overrun error occurs.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled.</p> |
| 24 | SETPEINT | R/W1S | 0h | <p>Set parity interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a parity error occurs.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled.</p> |
| 23-19 | RESERVED | R | 0h | Reserved |
| 18 | SET_RX_DMA_ALL | R/W1S | 0h | <p>Set receiver DMA for Address & Data frames.</p> <p>This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable RX DMA request for address and data frames this bit must be set. If it is cleared, RX interrupt request is generated for address frames and DMA requests are generated for data frames.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Receiver DMA request is disabled for address frames (RX interrupt request is enabled for address frames). Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Receiver DMA request is enabled for address and data frames</p> |
| 17 | SET_RX_DMA | R/W1S | 0h | <p>Set receiver DMA.</p> <p>This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable DMA requests for the receiver this bit must be set. If it is cleared, interrupt requests are generated depending on SETRXINT.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Receiver DMA request is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Receiver DMA request is enabled.</p> |
| 16 | SET_TX_DMA | R/W1S | 0h | <p>Set transmit DMA.</p> <p>This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SETTXINT.</p> <p>Reset type: SYRSRs</p> <p>0h (R/W) = Transmit DMA request is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Transmit DMA request is enabled</p> |

Table 23-17. SCISETINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|---------------|-------------|--------------|---|
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | SETIDINT | R/W1S | 0h | <p>Set Identification interrupt. This bit is effective in LIN mode only. This bit is set to enable interrupt once a valid matching identifier is received. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 12-10 | RESERVED | R | 0h | Reserved |
| 9 | SETRXINT | R/W1S | 0h | <p>Set Receiver interrupt. Setting this bit enables the SCI/LIN to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 8 | SETTXINT | R/W1S | 0h | <p>Set Transmitter interrupt. Setting this bit enables the SCI/LIN to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 7 | SETTOA3WUSINT | R/W1S | 0h | <p>Set Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after 3 wakeup signals have been sent. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 6 | SETTOAWUSINT | R/W1S | 0h | <p>Set Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after one wakeup signal has been sent. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | SETTIMEOUTINT | R/W1S | 0h | <p>Set timeout interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when no LIN bus activity (bus idle) occurs for at least 4 seconds. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.</p> |
| 3-2 | RESERVED | R | 0h | Reserved |

Table 23-17. SCISETINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | SETWAKEUPINT | R/W1S | 0h | <p>Set wake-up interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a wake-up interrupt and thereby exit low-power mode. The wake-up interrupt is asserted on falling edge of the wake-up pulse. If enabled, the wake-up interrupt is asserted when local low-power mode is requested while the receiver is busy or if a low level is detected on the SCIRX pin during low-power mode. Wake-up interrupt is not asserted upon a wakeup pulse if the module is not in power down mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled.</p> |
| 0 | SETBRKDTINT | R/W1S | 0h | <p>Set break-detect interrupt.</p> <p>This bit is effective in SCI-compatible mode only. Setting this bit enables the SCI/LIN to generate an interrupt if a break condition is detected on the LINRX pin.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled.</p> |

23.7.2.5 SCICLEARINT Register (Offset = 10h) [Reset = 00000000h]

SCICLEARINT is shown in [Figure 23-31](#) and described in [Table 23-18](#).

Return to the [Summary Table](#).

The SCICLEARINT register is used to disable the enabled interrupts without accessing the SCISETINT register.

Figure 23-31. SCICLEARINT Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------|---------------|----------|----------------|-----------|---------------|-------------|----------|
| CLRBEINT | CLRPBEINT | CLRCEINT | CLRISFEINT | CLRNREINT | CLRFEINT | CLROEINT | CLRPEINT |
| R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | SETRXDMA | CLRTXDMA |
| R-0h | | | | R-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | CLRIDINT | RESERVED | | | CLRRXINT | CLRTXINT |
| R-0h | | R/W1C-0h | R-0h | | | R/W1C-0h | R/W1C-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLRTOA3WUSI NT | CLRTOAWUSI NT | RESERVED | CLRTIMEOUTI NT | RESERVED | CLRWAKEUPI NT | CLRBRKDTINT | |
| R/W1C-0h | R/W1C-0h | R-0h | R/W1C-0h | R-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |

Table 23-18. SCICLEARINT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|------------|-------|-------|--|
| 31 | CLRBEINT | R/W1C | 0h | <p>Clear Bit Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the bit error interrupt. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 30 | CLRPBEINT | R/W1C | 0h | <p>Clear Physical Bus Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the physical-bus error interrupt. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 29 | CLRCEINT | R/W1C | 0h | <p>Clear checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the checksum-error interrupt. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 28 | CLRISFEINT | R/W1C | 0h | <p>Clear Inconsistent-Sync-Field-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the ISFE interrupt. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |

Table 23-18. SCICLEARINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | CLRNREINT | R/W1C | 0h | <p>Clear No-Response-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the no-response error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 26 | CLRFEINT | R/W1C | 0h | <p>Clear Framing-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables framing-error interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 25 | CLROEINT | R/W1C | 0h | <p>Clear Overrun-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the overrun interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 24 | CLRPEINT | R/W1C | 0h | <p>Clear Parity Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the parity error interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 23-19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17 | SETRXDMA | R/W1C | 0h | <p>Clear receiver DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receive DMA request. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.</p> |
| 16 | CLRTXDMA | R/W1C | 0h | <p>Clear transmit DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmit DMA request. Reset type: SYSRSn 0h (R/W) = Transmit DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Transmit DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.</p> |
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | CLRIDINT | R/W1C | 0h | <p>Clear Identifier interrupt. This bit is effective in LIN mode only. Setting this bit disables the ID interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 12-10 | RESERVED | R | 0h | Reserved |

Table 23-18. SCICLEARINT Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------------|-------|-------|--|
| 9 | CLRRXINT | R/W1C | 0h | <p>Clear Receiver interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receiver interrupt.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 8 | CLRTXINT | R/W1C | 0h | <p>Clear Transmitter interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmitter interrupt.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 7 | CLRTOA3WUSINT | R/W1C | 0h | <p>Clear Timeout After 3 Wakeup Signals interrupt.</p> <p>This bit is effective in LIN mode only. Setting this bit disables the timeout after 3 wakeup signals interrupt.</p> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 6 | CLRTOAWUSINT | R/W1C | 0h | <p>Clear Timeout After Wakeup Signal interrupt.</p> <p>This bit is effective in LIN mode only. Setting this bit disables the timeout after one wakeup signal interrupt.</p> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | CLRTIMEOUTINT | R/W1C | 0h | <p>Clear Timeout interrupt.</p> <p>This bit is effective in LIN mode only. Setting this bit disables the timeout (LIN bus idle) interrupt.</p> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 3-2 | RESERVED | R | 0h | Reserved |
| 1 | CLRWAKEUPINT | R/W1C | 0h | <p>Clear Wake-up interrupt.</p> <p>This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the wake-up interrupt.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |
| 0 | CLRBKRKTINT | R/W1C | 0h | <p>Clear Break-detect interrupt.</p> <p>This bit is effective in SCI-compatible mode only. Setting this bit disables the Break-detect interrupt.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect.</p> <p>1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.</p> |

23.7.2.6 SCISETINTLVL Register (Offset = 14h) [Reset = 00000000h]

SCISETINTLVL is shown in [Figure 23-32](#) and described in [Table 23-19](#).

Return to the [Summary Table](#).

The SCISETINTLVL register is used to map individual interrupt sources to the INT1 interrupt line.

Figure 23-32. SCISETINTLVL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------------|---------------------|-------------|----------------------|--------------|----------------------|----------------------|-------------|
| SETBEINTLVL | SETPBEINTLVL | SETCEINTLVL | SETISFEINTLVL | SETNREINTLVL | SETFEINTLVL | SETOEINTLVL | SETPEINTLVL |
| R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | | |
| R-0h | | | | R-0h | R-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | SETIDINTLVL | RESERVED | | | SETRXINTOVO | SETTXINTLVL |
| R-0h | | R/W1S-0h | | R-0h | R/W1S-0h | | R/W1S-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SETTOA3WUSI NTLVL | SETTOAWUSI NTLVL | RESERVED | SETTIMEOUTI NTLVL | RESERVED | SETWAKEUPIN NTLVL | SETBRKDTINT NTLVL | |
| R/W1S-0h | R/W1S-0h | R-0h | R/W1S-0h | R-0h | R/W1S-0h | R/W1S-0h | R/W1S-0h |

Table 23-19. SCISETINTLVL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|-------|-------|---|
| 31 | SETBEINTLVL | R/W1S | 0h | <p>Set Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 30 | SETPBEINTLVL | R/W1S | 0h | <p>Set Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 29 | SETCEINTLVL | R/W1S | 0h | <p>Set Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 28 | SETISFEINTLVL | R/W1S | 0h | <p>Set Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYRSRs 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |

Table 23-19. SCISETINTLVL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|------------------|-------|-------|---|
| 27 | SETNREINTLVL | R/W1S | 0h | <p>Set No-Response-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 26 | SETFEINTLVL | R/W1S | 0h | <p>Set Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 25 | SETOEINTLVL | R/W1S | 0h | <p>Set Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 24 | SETPEINTLVL | R/W1S | 0h | <p>Set Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 23-19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17-16 | RESERVED | R | 0h | Reserved |
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | SETIDINTLVL | R/W1S | 0h | <p>Set ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 12-10 | RESERVED | R | 0h | Reserved |
| 9 | SETRXINTOVO | R/W1S | 0h | <p>Set Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 8 | SETTXINTLVL | R/W1S | 0h | <p>Set Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 7 | SETTOA3WUSINTLVL | R/W1S | 0h | <p>Set Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |

Table 23-19. SCISETINTLVL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|------------------|-------------|--------------|--|
| 6 | SETTOAWUSINTLVL | R/W1S | 0h | <p>Set Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after wakeup interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | SETTIMEOUTINTLVL | R/W1S | 0h | <p>Set Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 3-2 | RESERVED | R | 0h | Reserved |
| 1 | SETWAKEUPINTLVL | R/W1S | 0h | <p>Set Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |
| 0 | SETBRKDTINTLVL | R/W1S | 0h | <p>Set Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT1 line. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.</p> |

23.7.2.7 SCICLEARINTLVL Register (Offset = 18h) [Reset = 00000000h]

SCICLEARINTLVL is shown in [Figure 23-33](#) and described in [Table 23-20](#).

Return to the [Summary Table](#).

The SCICLEARINTLVL register is used to map individual interrupt sources to the INT0 line.

Figure 23-33. SCICLEARINTLVL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------------|---------------------|-------------|----------------------|--------------|---------------------|--------------------|-------------|
| CLRBEINTLVL | CLRPBEINTLVL | CLRCEINTLVL | CLRISFEINTLVL | CLRNREINTLVL | CLRFEINTLVL | CLROEINTLVL | CLRPEINTLVL |
| R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | RESERVED | RESERVED | | |
| R-0h | | | | R-0h | R-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | CLRIDINTLVL | RESERVED | | | CLRRXINTLVL | CLRTXINTLVL |
| R-0h | | R/W1C-0h | R-0h | | | R/W1C-0h | R/W1C-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLRTOA3WUSI NTLVL | CLRTOAWUSI NTLVL | RESERVED | CLRTIMEOUTI NTLVL | RESERVED | CLRWAKEUPI NTLVL | CLBRBKDTINT LVL | |
| R/W1C-0h | R/W1C-0h | R-0h | R/W1C-0h | R-0h | R/W1C-0h | R/W1C-0h | R/W1C-0h |

Table 23-20. SCICLEARINTLVL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|---------------|-------|-------|--|
| 31 | CLRBEINTLVL | R/W1C | 0h | <p>Clear Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 30 | CLRPBEINTLVL | R/W1C | 0h | <p>Clear Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 29 | CLRCEINTLVL | R/W1C | 0h | <p>Clear Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 28 | CLRISFEINTLVL | R/W1C | 0h | <p>Clear Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |

Table 23-20. SCICLEARINTLVL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 27 | CLRNREINTLVL | R/W1C | 0h | <p>Clear No-Response-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 26 | CLRFEINTLVL | R/W1C | 0h | <p>Clear Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 25 | CLROEINTLVL | R/W1C | 0h | <p>Clear Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 24 | CLRPEINTLVL | R/W1C | 0h | <p>Clear Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 23-19 | RESERVED | R | 0h | Reserved |
| 18 | RESERVED | R | 0h | Reserved |
| 17-16 | RESERVED | R | 0h | Reserved |
| 15-14 | RESERVED | R | 0h | Reserved |
| 13 | CLRIDINTLVL | R/W1C | 0h | <p>Clear ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 12-10 | RESERVED | R | 0h | Reserved |
| 9 | CLRRXINTLVL | R/W1C | 0h | <p>Clear Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 8 | CLRTXINTLVL | R/W1C | 0h | <p>Clear Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |

Table 23-20. SCICLEARINTLVL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|------------------|-------|-------|--|
| 7 | CLRTOA3WUSINTLVL | R/W1C | 0h | <p>Clear Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT0 line. This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 6 | CLRTOAWUSINTLVL | R/W1C | 0h | <p>Clear Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INT0 line. This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 5 | RESERVED | R | 0h | Reserved |
| 4 | CLRTIMEOUTINTLVL | R/W1C | 0h | <p>Clear Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT0 line. This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 3-2 | RESERVED | R | 0h | Reserved |
| 1 | CLRWAKEUPINTLVL | R/W1C | 0h | <p>Clear Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT0 line.</p> <p>Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |
| 0 | CLBRKDINTLVL | R/W1C | 0h | <p>Clear Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT0 line. This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.</p> |

23.7.2.8 SCIFLR Register (Offset = 1Ch) [Reset = 00000904h]

SCIFLR is shown in [Figure 23-34](#) and described in [Table 23-21](#).

Return to the [Summary Table](#).

The SCIFLR register indicates the current status of the various interrupt sources of the LIN module.

Figure 23-34. SCIFLR Register

| 31 | | 30 | | 29 | | 28 | | 27 | | 26 | | 25 | | 24 | | | | | | | | | | | | | | | |
|----------|----------|----------|--|----------|--|----------|--|----------|--|----------|--|----------|--|----------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| BE | PBE | CE | | ISFE | | NRE | | FE | | OE | | PE | | | | | | | | | | | | | | | | | |
| R/W1C-0h | | R/W1C-0h | | R/W1C-0h | | R/W1C-0h | | R/W1C-0h | | R/W1C-0h | | R/W1C-0h | | R/W1C-0h | | | | | | | | | | | | | | | |
| 23 | | 22 | | 21 | | 20 | | 19 | | 18 | | 17 | | 16 | | | | | | | | | | | | | | | |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 15 | | 14 | | 13 | | 12 | | 11 | | 10 | | 9 | | 8 | | | | | | | | | | | | | | | |
| RESERVED | IDRXFLAG | IDTXFLAG | | RXWAKE | | TXEMPTY | | TXWAKE | | RXRDY | | TXRDY | | | | | | | | | | | | | | | | | |
| R-0h | | R/W1C-0h | | R/W1C-0h | | R-0h | | R-1h | | R/W-0h | | R/W1C-0h | | R-1h | | | | | | | | | | | | | | | |
| 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | | 0 | | | | | | | | | | | | | | | |
| TOA3WUS | TOAWUS | RESERVED | | TIMEOUT | | BUSY | | IDLE | | WAKEUP | | BRKDT | | | | | | | | | | | | | | | | | |
| R/W1C-0h | | R/W1C-0h | | R-0h | | R/W1C-0h | | R-0h | | R-1h | | R/W1C-0h | | R/W1C-0h | | | | | | | | | | | | | | | |

Table 23-21. SCIFLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|-------|-------|---|
| 31 | BE | R/W1C | 0h | <p>Bit Error Flag. This bit is effective in LIN mode only. This bit is set when there has been a bit error. This is detected by the bit monitor in the internal bit monitor. This bit is cleared by: - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit - Reception of a new sync break This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No bit error detected. 1h (R/W) = Bit error detected.</p> |
| 30 | PBE | R/W1C | 0h | <p>Physical Bus Error Flag. This bit is effective in LIN mode only. This bit is set when there has been a physical bus error. This is detected by the bit monitor in TED. This bit is cleared by: - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit - Reception of a new sync break Note: the PBE will only be flagged if no sync break can be generated. (because of a bus shortage to VBAT) or if no sync break delimiter can be generated (because of a bus shortage to GND). This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No physical bus error detected. 1h (R/W) = Physical bus error detected.</p> |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|-------|-------|---|
| 29 | CE | R/W1C | 0h | <p>Checksum Error Flag. This bit is effective in LIN mode only. This bit is set when there is checksum error detected by a receiving node. The type of checksum to be used depends on the SCIGCR1.CTYPE bit. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No Checksum error detected. 1h (R/W) = Checksum error detected.</p> |
| 28 | ISFE | R/W1C | 0h | <p>Inconsistent Sync Field Error Flag. This bit is effective in LIN mode only. This bit is set when there has been an inconsistent Sync Field error detected by the synchronizer during header reception. See the 'Header Reception and Adaptive Baudrate' section for more information. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No Inconsistent Sync Field error detected. 1h (R/W) = Inconsistent Sync Field error detected.</p> |
| 27 | NRE | R/W1C | 0h | <p>No-Response Error Flag. This bit is effective in LIN mode only. This bit is set when there is no response to a Master's header completed within TFRAME_MAX. This timeout period is applied for message frames of unknown length (identifiers 0 to 61). This error is detected by the synchronizer of the module. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit - Reception of a new sync break <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No No-Response error detected. 1h (R/W) = No-Response error detected.</p> |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|----------|-------|-------|--|
| 26 | FE | R/W1C | 0h | <p>Framing error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when an expected stop bit is not found. In SCI compatible mode, only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. Detection of a framing error causes the SCI to generate an error interrupt if the RXERR INT ENA bit is set. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit - Reception of a new character (SCI-compatible mode), or frame (LIN mode) <p>In multibuffer mode the frame is defined in the SCIFORMAT register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No framing error detected. 1h (R/W) = Framing error detected.</p> |
| 25 | OE | R/W1C | 0h | <p>Overrun error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD or the RDy buffers. Detection of an overrun error causes the LIN to generate an error interrupt if the SET OE INT bit is one. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit <p>Reset type: SYSRSn</p> <p>0h (R/W) = No overrun error detected. 1h (R/W) = Overrun error detected.</p> |
| 24 | PE | R/W1C | 0h | <p>Parity error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when a parity error is detected in the received data. In SCI address-bit mode, the parity is calculated on the data and address bit fields of the received frame. In idle-line mode, only the data is used to calculate parity. An error is generated when a character is received with a mismatch between the number of 1s and its parity bit. For more information on parity checking, see the 'SCI Global Control Register (SCIGCR1)' description. If the parity function is disabled (that is, SCIGCR1.2 = 0), the PE flag is disabled and read as 0. Detection of a parity error causes the LIN to generate an error interrupt if the SET PE INT bit = 1. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Reception of a new character (SCI-compatible mode) or frame (LIN mode) - Writing a 1 to this bit <p>Reset type: SYSRSn</p> <p>0h (R/W) = No parity error or parity disabled. 1h (R/W) = Parity error detected.</p> |
| 23-16 | RESERVED | R | 0h | Reserved |
| 15 | RESERVED | R | 0h | Reserved |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 14 | IDRXFLAG | R/W1C | 0h | <p>Identifier On Receive Flag. This bit is effective in LIN mode only. This flag is set once an identifier is received with an RX match and no ID-parity error. See the 'Message Filtering and Validation' section for more details. When this flag is set it indicates that a new valid identifier has been received on an RX match. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Reading the LINID register - Writing a 1 to this bit <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No valid ID received. 1h (R/W) = Valid ID RX received in LINID[23:16] on RX match.</p> |
| 13 | IDTXFLAG | R/W1C | 0h | <p>Identifier On Transmit Flag. This bit is effective in LIN mode only. This flag is set once an identifier is received with a TX match and no ID-parity error. See the 'Message Filtering and Validation' section for more details. When this flag is set it indicates that a new valid identifier has been received on a TX match. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - RESET bit (SCIGCR0.0) - Setting SWnRESET - System reset - Reading the LINID register - Writing a 1 to this bit <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No valid ID received. 1h (R/W) = Valid ID received in LINID[23:16] on TX match.</p> |
| 12 | RXWAKE | R | 0h | <p>Receiver wakeup detect flag. This bit is effective in SCI-compatible mode only. The SCI sets this bit to indicate that the data currently in SCIRD is an address. This bit is cleared by:</p> <ul style="list-style-type: none"> - RESET bit - Setting the SWnRESET bit (SCIGCR1.7) - System reset - Receipt of a data frame <p>This bit is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = The data in SCIRD is not an address. 1h (R/W) = The data in SCIRD is an address. See [1] Section 3.4.4, Sleep Mode for Multiprocessor Communication, on page 16 for more information on using the RXWAKE bit with sleep mode.</p> |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|-------|-------|---|
| 11 | TXEMPTY | R | 1h | <p>Transmitter Empty flag. The value of this flag indicates the contents of the transmitter's buffer register(s) (SCITD/TDy) and shift register (SCITXSHF). In multibuffer mode, this flag indicates the value of the TDx registers and shift register (SCITXSHF). In non multibuffer mode, this flag indicates the value of LINTD0 (byte) and shift register (SCITXSHF). This bit is set by: - RESET bit (SCIGCR0.0) - Setting the SWnRESET bit (SCIGCR1.7) - System reset. Note: This bit does not cause an interrupt request. Reset type: SYSRSn 0h (R/W) = Compatible mode or LIN with no multibuffer: Transmitter buffer or shift register (or both) are loaded with data. In LIN mode using multibuffer mode: Multibuffer or shift register (or all) are loaded with data. 1h (R/W) = Compatible mode or LIN with no multibuffer: Transmitter buffer and shift registers are both empty. In LIN mode using multibuffer mode: Multibuffer and shift registers are all empty.</p> |
| 10 | TXWAKE | R/W | 0h | <p>SCI transmitter wakeup method select. This bit is effective in SCI-compatible mode only. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format. This bit is set to 1 or 0 by software before a byte is written to SCITD and is cleared by the SCI when data is transferred from SCITD to SCITXSHF or by a system reset. TXWAKE is not cleared by the SWnRESET bit (SCIGCR1.7). Reset type: SYSRSn 0h (R/W) = Address-bit mode: Frame to be transmitted will be data (address bit = 0). Idle-line mode: Frame to be transmitted will be data. 1h (R/W) = Address-bit mode: Frame to be transmitted will be an address (address bit=1). Idle-line mode: Following frame to be transmitted will be an address (writing a 1 to this bit followed by writing dummy data to the SCITD will result in a idle period of 11 bit periods before the next frame is transmitted).</p> |
| 9 | RXRDY | R/W1C | 0h | <p>Receiver ready flag. In SCI compatibility mode, the receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU. In LIN mode, RXRDY is set once a valid frame is received in multibuffer mode, a valid frame being a message frame received with no errors. In non multibuffer mode RXRDY is set for each received byte and will be set for the last byte of the frame if there are no errors. The SCI/LIN generates a receive interrupt when RXRDY flag bit is set if the interrupt-enable bit is set (SCISETINT.9). RXRDY is cleared by: - RESET bit (SCIGCR0.0) - Setting the SWnRESET - System reset - Writing a 1 to this bit - Reading SCIRD in while in SCI compatibility mode - Reading last data byte RDy of the response in LIN mode Note: The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register. Reset type: SYSRSn 0h (R/W) = No new data in SCIRD/RDy. 1h (R/W) = New data ready to be read from SCIRD.</p> |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|----------|-------|-------|---|
| 8 | TXRDY | R | 1h | <p>Transmitter buffer register ready flag. When set, this bit indicates that the transmit buffer(s) register (SCITD in compatibility mode and LINTD0, LINTD1 in MBUF mode) is/are ready to get another character from a CPU write. In SCI compatibility mode, writing data to SCITD automatically clears this bit. In LIN mode, this bit is cleared once byte 0 (TD0) is written to LINTD0. This bit is set after the data of the TX buffer are shifted into the SCITXSHF register. For devices with a DMA module, this event can trigger a transmit DMA event if the DMA enable bit is set. This bit is set to 1 by:</p> <ul style="list-style-type: none"> - RESET bit (SCIGCR0.0) - Setting the SWnRESET (SCIGCR1.7) - System reset <p>Note: The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>Note: The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disaLInG the corresponding interrupt via the SCICLEARINT register or by disaLInG the transmitter via the TXENA bit (SCIGCR1.25=0).</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Compatible mode: SCITD is full. LIN mode: The multibuffers are full. 1h (R/W) = Compatible mode: SCITD is ready to receive the next character. LIN mode: The multibuffers are ready to receive the next character(s).</p> |
| 7 | TOA3WUS | R/W1C | 0h | <p>Timeout After 3 Wakeup Signals flag. This bit is effective in LIN mode only. This flag is set if there is no Sync Break received after 3 wakeup signals and a period of 1.5 seconds have passed. Such expiration time is used before issuing another round of wakeup signals. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No timeout after 3 wakeup signals. 1h (R/W) = Timeout after 3 wakeup signals and 1.5s time.</p> |
| 6 | TOAWUS | R/W1C | 0h | <p>Timeout After Wakeup Signal flag. This bit is effective in LIN mode only. This bit is set if there is no Sync Break received after a wakeup signal has been sent. A minimum of 150 ms expiration time is used before issuing another wakeup signal. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No timeout after one wakeup signal (150 ms). 1h (R/W) = Timeout after one wakeup signal.</p> |
| 5 | RESERVED | R | 0h | Reserved |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|---------|-------|-------|---|
| 4 | TIMEOUT | R/W1C | 0h | <p>LIN Bus IDLE timeout flag. This bit is effective in LIN mode only. This bit is set if there is no LIN bus activity for at least 4 seconds. LIN bus activity being a transition from recessive to dominant. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No bus idle detected. 1h (R/W) = LIN bus idle detected.</p> |
| 3 | BUSY | R | 0h | <p>Bus BUSY flag. This bit is effective in LIN mode and SCI-compatible mode. This bit indicates whether the receiver is in the process of receiving a frame. As soon as the receiver detects the beginning of a start bit, the BUSY bit is set to 1. When the reception of a frame is complete, the BUSY bit is cleared. If SET WAKEUP INT is set and power down is requested while this bit is set, the SCI/LIN automatically prevents low-power mode from being entered and generates wakeup interrupt. The BUSY bit is controlled directly by the SCI receiver but can be cleared by:</p> <ul style="list-style-type: none"> - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset <p>Reset type: SYSRSn 0h (R/W) = Receiver is not currently receiving a frame. 1h (R/W) = Receiver is currently receiving a frame.</p> |
| 2 | IDLE | R | 1h | <p>SCI receiver in idle state. This bit is effective in SCI-compatible mode only. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream. The receiver does not receive any data while the bit is set. The bus must be idle for 11 bit periods to clear this bit. The SCI enters this state:</p> <ul style="list-style-type: none"> - After a system reset - Setting the SWnRESET bit (SCIGCR1.7) - After coming out of power down <p>This bit is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Idle period detected, the SCI is ready to receive. 1h (R/W) = Idle period not detected, the SCI will not receive any data.</p> |
| 1 | WAKEUP | R/W1C | 0h | <p>Wake-up flag. This bit is effective in LIN mode only. This bit is set by the SCI/LIN when receiver or transmitter activity has taken the module out of power-down mode. An interrupt is generated if the SET WAKEUP INT bit (SCISETINT.1) is set. This bit is cleared by:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - Writing a 1 to this bit. <p>This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Do not wake up from power-down mode. 1h (R/W) = Wake up from power-down mode.</p> |

Table 23-21. SCIFLR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | BRKDT | R/W1C | 0h | <p>SCI break-detect flag.</p> <p>This bit is effective in SCI-compatible mode only. This bit is set when the SCI detects a break condition on the LINRX pin. A break condition occurs when the LINRX pin remains continuously low for at least 10 bits after a missing first stop bit, that is, after a framing error. Detection of a break condition causes the SCI to generate an error interrupt if the BRKDT INT ENA bit is set. The BRKDT bit is cleared by the following:</p> <ul style="list-style-type: none"> - Reading the corresponding interrupt offset in the SCIINTVECT0/1 register. - Setting the SWnRESET bit (SCIGCR1.7) - RESET bit (SCIGCR0.0) - System reset - By writing a 1 to this bit. <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No break condition detected. 1h (R/W) = Break condition detected.</p> |

23.7.2.9 SCIINTVECT0 Register (Offset = 20h) [Reset = 00000000h]

SCIINTVECT0 is shown in [Figure 23-35](#) and described in [Table 23-22](#).

Return to the [Summary Table](#).

The SCIINTVECT0 register indicates the offset for the INT0 interrupt line.

Figure 23-35. SCIINTVECT0 Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | INTVECT0 | | | | | |
| R-0h | | | | | | | | | | | | | | | |

Table 23-22. SCIINTVECT0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-5 | RESERVED | R | 0h | Reserved |
| 4-0 | INTVECT0 | R | 0h | Interrupt vector offset for INT0. This register indicates the offset for interrupt line INT0. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive (SCIFLR.9) and the transmit (SCIFLR.8) interrupts cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register). Reset type: SYSRSn |

23.7.2.10 SCIINTVECT1 Register (Offset = 24h) [Reset = 00000000h]

SCIINTVECT1 is shown in [Figure 23-36](#) and described in [Table 23-23](#).

Return to the [Summary Table](#).

The SCIINTVECT1 register indicates the offset for the INT1 interrupt line.

Figure 23-36. SCIINTVECT1 Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | INTVECT1 | | | | | |
| R-0h | | | | | | | | | | | | | | | |

Table 23-23. SCIINTVECT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|--|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-5 | RESERVED | R | 0h | Reserved |
| 4-0 | INTVECT1 | R | 0h | Interrupt vector offset for INT1. This register indicates the offset for interrupt line INT1. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive (SCIFLR.9) and the transmit (SCIFLR.8) interrupts cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register). Reset type: SYSRSn |

23.7.2.11 SCIFORMAT Register (Offset = 28h) [Reset = 00000000h]

SCIFORMAT is shown in [Figure 23-37](#) and described in [Table 23-24](#).

Return to the [Summary Table](#).

The SCIFORMAT register is used to set up the character and frame lengths.

Figure 23-37. SCIFORMAT Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | LENGTH | | | |
| R-0h | | | | | | | | | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | CHAR | | | |
| R-0h | | | | | | | | | | | | R/W-0h | | | |

Table 23-24. SCIFORMAT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-19 | RESERVED | R | 0h | Reserved |
| 18-16 | LENGTH | R/W | 0h | <p>Frame length control bits. In LIN mode, these bits indicate the number of bytes in the response field from 1 to 8 bytes. In buffered SCI mode, these bits indicate the number of characters. When these bits are used to indicate LIN response length (SCIGCR1[0] = 1), then when there is an ID RX match, this value should be updated with the expected length of the response. In buffered SCI mode, these bits indicate the number of characters with SCIFORMAT[2:0] bits per character. i.e. these bits indicate the transmitter/receiver format for the number of characters: 1 to 8. There can be up to eight characters with eight bits each.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The response field has 1 bytes/characters. 1h (R/W) = The response field has 2 bytes/characters. 2h (R/W) = The response field has 3 bytes/characters. 3h (R/W) = The response field has 4 bytes/characters. 4h (R/W) = The response field has 5 bytes/characters. 5h (R/W) = The response field has 6 bytes/characters. 6h (R/W) = The response field has 7 bytes/characters. 7h (R/W) = The response field has 8 bytes/characters.</p> |
| 15-3 | RESERVED | R | 0h | Reserved |
| 2-0 | CHAR | R/W | 0h | <p>Character length control bits. These bits are effective in SCI compatible mode only. These bits set the SCI character length from 1 to 8 bits.</p> <p>Note: In compatibility mode or buffered SCI mode, when data of fewer than eight bits in length is received, it is left justified in SCIRD/RDy and padded with trailing zeros. Data read from the SCIRD should be shifted by software to make the received data right justified.</p> <p>Note: Data written to the SCITD should be right justified but does not need to be padded with leading zeros. These bits are writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The character is 1 bits long. 1h (R/W) = The character is 2 bits long. 2h (R/W) = The character is 3 bits long. 3h (R/W) = The character is 4 bits long. 4h (R/W) = The character is 5 bits long. 5h (R/W) = The character is 6 bits long. 6h (R/W) = The character is 7 bits long. 7h (R/W) = The character is 8 bits long.</p> |

23.7.2.12 BRSR Register (Offset = 2Ch) [Reset = 00000000h]

BRSR is shown in [Figure 23-38](#) and described in [Table 23-25](#).

Return to the [Summary Table](#).

The BRSR register is used to configure the baud rate of the LIN module.

Figure 23-38. BRSR Register

| | | | | | | | |
|----------|----|-------------|----|----|--------|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | U | | | M | | |
| R-0h | | R/W-0h | | | R/W-0h | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | SCI_LIN_PSH | | | | | |
| | | R/W-0h | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | SCI_LIN_PSL | | | | | |
| | | R/W-0h | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | SCI_LIN_PSL | | | | | |
| | | R/W-0h | | | | | |

Table 23-25. BRSR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------|------|-------|---|
| 31 | RESERVED | R | 0h | Reserved |
| 30-28 | U | R/W | 0h | Superfractional Divider Selection. (U) These bits are an additional fractional part for the baudrate specification. These bits allow a super fine tuning of the fractional baudrate with 7 more intermediate values for each of the M fractional divider values. See the Superfractional Divider section for more details. Reset type: SYSRSn |
| 27-24 | M | R/W | 0h | SCI/LIN 4-bit Fractional Divider Selection. (M) These bits are effective in LIN or SCI asynchronous mode. These bits are used to select a baud rate for the SCI/LIN module, and they are a fractional part for the baud rate specification. The M divider allows fine-tuning of the baud rate over the P prescaler with 15 additional intermediate values for each of the P integer values. Reset type: SYSRSn |
| 23-16 | SCI_LIN_PSH | R/W | 0h | PRESCALER P (High Bits). SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudrate selection. Reset type: SYSRSn |

Table 23-25. BRSR Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 15-0 | SCI_LIN_PSL | R/W | 0h | <p>PRESCALER P (Low Bits). SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudrate selection.</p> <p>Reset type: SYSRSn</p> |

23.7.2.13 SCIED Register (Offset = 30h) [Reset = 00000000h]

SCIED is shown in [Figure 23-39](#) and described in [Table 23-26](#).

Return to the [Summary Table](#).

The SCIED register is a duplicate copy of SCIRD register that has no affect on the RXRDY flag for use with an emulator.

Figure 23-39. SCIED Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|------|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | ED | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | R-0h | | | | | |

Table 23-26. SCIED Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7-0 | ED | R | 0h | Receiver Emulation Data. This bit is effective in SCI-compatible mode only. Reading SCIED(7-0) does not clear the RXRDY flag. This register should be used only by an emulator that must continually read the data buffer without affecting the RXRDY flag. Reset type: SYSRSn |

23.7.2.14 SCIRD Register (Offset = 34h) [Reset = 00000000h]

SCIRD is shown in [Figure 23-40](#) and described in [Table 23-27](#).

Return to the [Summary Table](#).

The SCIRD register is where received data is stored and can be read from.

Figure 23-40. SCIRD Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|------|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | RD | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | R-0h | | | | |

Table 23-27. SCIRD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7-0 | RD | R | 0h | <p>Received Data.</p> <p>This bit is effective in SCI-compatible mode only. When a frame has been completely received, the data in the frame is transferred from the receiver shift register SCIRXSHF to this register. As this transfer occurs, the RXRDY flag is set and a receive interrupt is generated if RX INT ENA (SCISETINT0.9) is set. When the data is read from SCIRD, the RXRDY flag is automatically cleared.</p> <p>When the SCI receives data that is fewer than eight bits in length, it loads the data into this register in a left justified format padded with trailing zeros. Therefore, your software should perform a logical shift on the data by the correct number of positions to make it right justified.</p> <p>Reset type: SYSRSn</p> |

23.7.2.15 SCITD Register (Offset = 38h) [Reset = 00000000h]

SCITD is shown in [Figure 23-41](#) and described in [Table 23-28](#).

Return to the [Summary Table](#).

The SCITD register is where data to be transmitted is written to by application software.

Figure 23-41. SCITD Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | TD | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | R/W-0h | | | | | | | | | | | | | | | | |

Table 23-28. SCITD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7-0 | TD | R/W | 0h | <p>Transmit data</p> <p>This bit is effective in SCI-compatible mode only. Data to be transmitted is written to this register. The transfer of data from this register to the transmit shift register SCITXSHF sets the TXRDY flag (SCIFLR.23), which indicates that SCITD is ready to be loaded with another byte of data. Note: If TX INT ENA (SCISETINT.8) is set, this data transfer also causes an interrupt.</p> <p>Note: Data written to the SCIRD register that is fewer than eight bits long must be right justified, but it does not need to be padded with leading zeros.</p> <p>Reset type: SYSRSn</p> |

23.7.2.16 SCIPIO0 Register (Offset = 3Ch) [Reset = 00000000h]

SCIPIO0 is shown in [Figure 23-42](#) and described in [Table 23-29](#).

Return to the [Summary Table](#).

The SCIPIO0 register is used to enable the LINTX and LINRX pins.

Figure 23-42. SCIPIO0 Register

| | | | | | | | |
|----------|----|----|----|----|--------|--------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | TXFUNC | RXFUNC | RESERVED |
| R-0h | | | | | R/W-0h | R/W-0h | R-0h |

Table 23-29. SCIPIO0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-3 | RESERVED | R | 0h | Reserved |
| 2 | TXFUNC | R/W | 0h | Transmit pin function. This bit is effective in LIN or SCI mode. This bit defines the function of LINTX pin. Reset type: SYSRSn 0h (R/W) = LINTX pin is disabled. 1h (R/W) = LINTX pin is enabled. |
| 1 | RXFUNC | R/W | 0h | Receive pin function. This bit is effective in LIN or SCI mode. This bit defines the function of the LINRX pin. Reset type: SYSRSn 0h (R/W) = LINRX pin is disabled. 1h (R/W) = LINRX pin is enabled. |
| 0 | RESERVED | R | 0h | Reserved |

23.7.2.17 SCPIO2 Register (Offset = 44h) [Reset = 00000000h]

SCPIO2 is shown in [Figure 23-43](#) and described in [Table 23-30](#).

Return to the [Summary Table](#).

The SCPIO2 register indicates the current status of the LINTX and LINRX pins.

Figure 23-43. SCPIO2 Register

| | | | | | | | |
|----------|----|----|----|----|------|------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | TXIN | RXIN | RESERVED |
| R-0h | | | | | R-0h | R-0h | R-0h |

Table 23-30. SCPIO2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-3 | RESERVED | R | 0h | Reserved |
| 2 | TXIN | R | 0h | Transmit data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINTX pin. Reset type: SYSRSn |
| 1 | RXIN | R | 0h | Receive data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINRX pin. Reset type: SYSRSn |
| 0 | RESERVED | R | 0h | Reserved |

23.7.2.18 LINCOMP Register (Offset = 60h) [Reset = 00000000h]

LINCOMP is shown in [Figure 23-44](#) and described in [Table 23-31](#).

Return to the [Summary Table](#).

The LINCOMPARE register is used to configure the sync delimiter and sync break extension.

Figure 23-44. LINCOMP Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|--------|----|----------|----|----|----|----|--------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | SDEL | | RESERVED | | | | | SBREAK | | | |
| R-0h | | | | | R/W-0h | | R-0h | | | | | R/W-0h | | | |

Table 23-31. LINCOMP Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-10 | RESERVED | R | 0h | Reserved |
| 9-8 | SDEL | R/W | 0h | 2-bit Sync Delimiter compare. These bits are effective in LIN mode only. These bits are used to configure the number of Tbit for the sync delimiter in the sync field. The time delay calculation for the synchronization delimiter is: $TSDEL = (SDEL + 1)Tbit$ These bits are writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = The sync delimiter has 1 Tbit. 1h (R/W) = The sync delimiter has 2 Tbit. 2h (R/W) = The sync delimiter has 3 Tbit. 3h (R/W) = The sync delimiter has 4 Tbit. |
| 7-3 | RESERVED | R | 0h | Reserved |
| 2-0 | SBREAK | R/W | 0h | 3-bit Sync Break extend. LIN mode only. These bits are used to configure the number of Tbits for the sync break to extend the minimum 13 Tbit in the Sync Field to a maximum of 20 Tbit. The time delay calculation for the sync break is: $TSYNBRK = 13Tbit + SBREAK \times Tbit$ These bits are writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = The sync break has no additional Tbit. 1h (R/W) = The sync break has 1 additional Tbit. 2h (R/W) = The sync break has 2 additional Tbit. 3h (R/W) = The sync break has 3 additional Tbit. 4h (R/W) = The sync break has 4 additional Tbit. 5h (R/W) = The sync break has 5 additional Tbit. 6h (R/W) = The sync break has 6 additional Tbit. 7h (R/W) = The sync break has 7 additional Tbit. |

23.7.2.19 LINRD0 Register (Offset = 64h) [Reset = 00000000h]

LINRD0 is shown in [Figure 23-45](#) and described in [Table 23-32](#).

Return to the [Summary Table](#).

The LINRD0 register contains the lower 4 bytes of the received LIN frame data.

Figure 23-45. LINRD0 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|------|----|----|----|----|----|----|------|----|----|----|----|----|----|------|---|---|---|---|---|---|---|---|---|---|
| RD0 | | | | | | | RD1 | | | | | | | RD2 | | | | | | | RD3 | | | | | | | | | | |
| R-0h | | | | | | | R-0h | | | | | | | R-0h | | | | | | | R-0h | | | | | | | | | | |

Table 23-32. LINRD0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-24 | RD0 | R | 0h | 8-bit Receive Buffer 0. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. A read of this byte clears the RXDY byte. Note: RD<x-1> is equivalent to Data byte <x> of the LIN frame. Reset type: SYSRSn |
| 23-16 | RD1 | R | 0h | 8-bit Receive Buffer 1. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |
| 15-8 | RD2 | R | 0h | 8-bit Receive Buffer 2. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |
| 7-0 | RD3 | R | 0h | 8-bit Receive Buffer 3. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |

23.7.2.20 LINRD1 Register (Offset = 68h) [Reset = 00000000h]

LINRD1 is shown in [Figure 23-46](#) and described in [Table 23-33](#).

Return to the [Summary Table](#).

The LINRD1 register contains the upper 4 bytes of the received LIN frame data.

Figure 23-46. LINRD1 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|------|----|----|----|----|----|----|------|----|----|----|----|----|----|------|---|---|---|---|---|---|---|---|---|---|
| RD4 | | | | | | | RD5 | | | | | | | RD6 | | | | | | | RD7 | | | | | | | | | | |
| R-0h | | | | | | | R-0h | | | | | | | R-0h | | | | | | | R-0h | | | | | | | | | | |

Table 23-33. LINRD1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|---|
| 31-24 | RD4 | R | 0h | 8-bit Receive Buffer 4. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |
| 23-16 | RD5 | R | 0h | 8-bit Receive Buffer 5. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |
| 15-8 | RD6 | R | 0h | 8-bit Receive Buffer 6. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |
| 7-0 | RD7 | R | 0h | 8-bit Receive Buffer 7. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn |

23.7.2.21 LINMASK Register (Offset = 6Ch) [Reset = 00000000h]

LINMASK is shown in [Figure 23-47](#) and described in [Table 23-34](#).

Return to the [Summary Table](#).

The LINMASK register is used to configure the masks used for filtering incoming ID messages for receive and transmit frames.

Figure 23-47. LINMASK Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----------|----|----|----|----|----|----------|----|----|----|----|----|----------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RXIDMASK | | | | | | RESERVED | | | | | | TXIDMASK | | | | | | | | | | | | | |
| R-0h | | | | | | R/W-0h | | | | | | R-0h | | | | | | R/W-0h | | | | | | | | | | | | | |

Table 23-34. LINMASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | RXIDMASK | R/W | 0h | <p>Receive ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and compare it to the ID-byte. A compare match of the received ID with the RX ID mask will set the ID RX flag and trigger an ID interrupt if enabled. A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that that bit is filtered and therefore not used in the compare. When HGENCTRL is set to 1, this field must be set to 0xFF if the complete ID must be compared. Reset type: SYSRSn</p> |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | TXIDMASK | R/W | 0h | <p>Transmit ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and comparing it to the ID-byte. A compare match of the received ID with the TX ID Mask will set the ID TX flag and trigger an ID interrupt if enabled. A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that that bit is filtered and therefore not used for the compare. When HGENCTRL is set to 1, this field must be set to 0xFF if the complete ID must be compared. Reset type: SYSRSn</p> |

23.7.2.22 LINID Register (Offset = 70h) [Reset = 00000000h]

LINID is shown in [Figure 23-48](#) and described in [Table 23-35](#).

Return to the [Summary Table](#).

The LINID register contains the identification fields for LIN communication.

NOTE: For software compatibility with future LIN modules, the HGEN CTRL bit must be set to 1, the RX ID MASK field must be set to FFh, and the TX ID MASK field must be set to FFh.

Figure 23-48. LINID Register

| | | | | | | | | | | | | | | | |
|-----------------|----|----|----|----|----|----|----|------------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | RECEIVEDID | | | | | | | |
| R-0h | | | | | | | | R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IDSLAVETASKBYTE | | | | | | | | IDBYTE | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | |

Table 23-35. LINID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------------|------|-------|--|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | RECEIVEDID | R | 0h | <p>Received ID. This bit is effective in LIN mode only. This byte contains the current message identifier. During header reception the received ID is copied from the SCIRXSHF register to this byte if there is no ID-parity error and there has been an RX/TX match. Note: If a framing error (FE) is detected during ID reception, the received ID will also not be copied to the LINID register. Reset type: SYSRSn</p> |
| 15-8 | IDSLAVETASKBYTE | R/W | 0h | <p>ID Slave Task byte. This field is effective in LIN mode only. This byte contains the identifier to which the received ID of an incoming header will be compared in order to decide whether a RX response, a TX response, or no action needs to be done by the LIN node. These bits are writable in LIN mode only. Reset type: SYSRSn</p> |
| 7-0 | IDBYTE | R/W | 0h | <p>ID byte. This field is effective in LIN mode only. This byte is the LIN mode message ID. On a Master node, a write to this register by the CPU initiates a header transmission. For a Slave task, this byte is used for message filtering when HGENCTRL (SCIGCR1.12) is '0'. These bits are writable in LIN mode only. Reset type: SYSRSn</p> |

23.7.2.23 LINTD0 Register (Offset = 74h) [Reset = 00000000h]

LINTD0 is shown in [Figure 23-49](#) and described in [Table 23-36](#).

Return to the [Summary Table](#).

The LINTD0 register contains the lower 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

Figure 23-49. LINTD0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|-----|----|--------|----|----|----|-----|----|----|----|--------|----|-----|----|----|----|---|---|--------|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TD0 | | | | | | TD1 | | | | | | TD2 | | | | | | TD3 | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | | R/W-0h | | | | | | | | R/W-0h | | | | | | | |

Table 23-36. LINTD0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-24 | TD0 | R/W | 0h | 8-bit Transmit Buffer 0. Byte 0 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Once byte 0 is written in TDO buffer, transmission will be initiated. Reset type: SYSRSn |
| 23-16 | TD1 | R/W | 0h | 8-bit Transmit Buffer 1. Byte 1 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |
| 15-8 | TD2 | R/W | 0h | 8-bit Transmit Buffer 2. Byte 2 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |
| 7-0 | TD3 | R/W | 0h | 8-bit Transmit Buffer 3. Byte 3 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |

23.7.2.24 LINTD1 Register (Offset = 78h) [Reset = 00000000h]

LINTD1 is shown in [Figure 23-50](#) and described in [Table 23-37](#).

Return to the [Summary Table](#).

The LINTD1 register contains the upper 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

Figure 23-50. LINTD1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|-----|----|--------|----|----|----|-----|----|----|----|--------|----|-----|----|----|----|---|---|--------|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TD4 | | | | | | TD5 | | | | | | TD6 | | | | | | TD7 | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | | R/W-0h | | | | | | | | R/W-0h | | | | | | | |

Table 23-37. LINTD1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------|------|-------|--|
| 31-24 | TD4 | R/W | 0h | 8-bit Transmit Buffer 4. Byte4 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |
| 23-16 | TD5 | R/W | 0h | 8-bit Transmit Buffer 5. Byte 5 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |
| 15-8 | TD6 | R/W | 0h | 8-bit Transmit Buffer 6. Byte 6 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |
| 7-0 | TD7 | R/W | 0h | 8-bit Transmit Buffer 7. Byte 7 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn |

23.7.2.25 MBRSR Register (Offset = 7Ch) [Reset = 00000DACH]

MBRSR is shown in [Figure 23-51](#) and described in [Table 23-38](#).

Return to the [Summary Table](#).

The MBRSR register is used to configure the expected maximum baud rate of the LIN network.

Figure 23-51. MBRSR Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | | | MBR | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | R/W-DACH | | | | | | | | | | | | | | | |

Table 23-38. MBRSR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-13 | RESERVED | R | 0h | Reserved |
| 12-0 | MBR | R/W | DACH | <p>Maximum Baud Rate Prescaler.</p> <p>This field is effective in LIN mode only. This 13-bit prescaler is used during the synchronization phase (see the 'Header Reception and Adaptive Baudrate' section) of a Responder node if the ADAPT bit is set. In this way, a SCI/LIN Responder using an automatic or select bit rate mode detects any LIN bus legal rate automatically if the received baud rate is within 10% (lower or higher) of the expected baud rate. $MBR = VCLK / (1.1 * \text{expected baud rate})$</p> <p>The MBR value should be programmed to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise a 0x00 data byte could mistakenly be detected as sync break.</p> <p>The default value is for a 70MHz LINCLK and about an 18kHz expected baud rate.(0xDAC).</p> <p>This MBR prescaler is used by the wake-up and idle time counters for a constant expiration time relative to a 20kHz rate.</p> <p>Reset type: SYSRSn</p> |

23.7.2.26 IODFTCTRL Register (Offset = 90h) [Reset = 00000500h]

IODFTCTRL is shown in Figure 23-52 and described in Table 23-39.

Return to the [Summary Table](#).

The IODFTCTRL register is used to emulate various error and test conditions.

Figure 23-52. IODFTCTRL Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|----------|---------------|-----------|----------|---------|---------|--------------|
| BERRENA | PBERRENA | CERRENA | ISFERRENA | RESERVED | FERRENA | PERRENA | BRKDTERREN A |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h | R/W-0h | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | PINSAMPLEMASK | | TXSHIFT | | | |
| R/W-0h | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | IODFTENA | | | |
| R-0h | | | | R/W-5h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | LPBENA | | RXPENA | |
| R-0h | | | | R/W-0h | | R/W-0h | |

Table 23-39. IODFTCTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-----------|------|-------|--|
| 31 | BERRENA | R/W | 0h | Bit Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Bit error. When this bit is set, the bit received is ORed with 1 and passed to the Bit monitor circuitry. Reset type: SYSRSNs |
| 30 | PBERRENA | R/W | 0h | Physical Bus Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Physical Bus Error. When this bit is set, the bit received during Sync Break field transmission is ORed with 1 and passed to the Bit monitor circuitry Reset type: SYSRSNs |
| 29 | CERRENA | R/W | 0h | Checksum Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a checksum error. When this bit is set, the polarity of the CTYPE (checksum type) in the receive checksum calculator is changed so that a checksum error is generated. Reset type: SYSRSNs |
| 28 | ISFERRENA | R/W | 0h | Inconsistent Sync Field Error Enable bit. This bit is effective in LIN mode only. This bit is used to create an ISF error. When this bit is set, the bit widths in the sync field are varied so that the ISF check fails and the error flag is set. Reset type: SYSRSNs |
| 27 | RESERVED | R | 0h | Reserved |
| 26 | FERRENA | R/W | 0h | This bit is used to create a Frame Error. This bit is effective in SCI-compatible mode only. When this bit is set, the stop bit received is ANDed with '0' and passed to the stop bit check circuitry. Reset type: SYSRSNs |

Table 23-39. IODFTCTRL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-------|---------------|------|-------|--|
| 25 | PERRENA | R/W | 0h | Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create a Parity Error. When this bit is set, in compatible mode, the parity bit received is toggled so that a parity error occurs. Reset type: SYSRSn |
| 24 | BRKDTERRENA | R/W | 0h | Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create BRKDT error (SCI mode only). When this bit is set, the stop bit of the frame is ANDed with '0' and passed to the RSM so that a frame error occurs. Then the RX Pin is forced to continuous low for 10 Tbits so that a BRKDT error occurs. Reset type: SYSRSn |
| 23-21 | RESERVED | R/W | 0h | Reserved |
| 20-19 | PINSAMPLEMASK | R/W | 0h | Pin sample mask. These bits define the sample number at which the TX Pin value that is being transmitted will be inverted to verify the receive pin samples correctly with the majority detection circuitry. Note: During IODFT mode testing for the pin sample mask, the prescalar P must be programmed to be greater than 2. Reset type: SYSRSn 0h (R/W) = No Mask 1h (R/W) = Invert the TX Pin value at TBIT_CENTER 2h (R/W) = Invert the TX Pin value at TBIT_CENTER + SCLK 3h (R/W) = Invert the TX Pin value at TBIT_CENTER + 2 SCLK |
| 18-16 | TXSHIFT | R/W | 0h | Transmit shift. These bits define the delay by which the value on LINTX is delayed so that the value on LINRX is asynchronous. (Not applicable to Start Bit) Reset type: SYSRSn 0h (R/W) = No Delay 1h (R/W) = Delay by 1 SCLK 2h (R/W) = Delay by 2 SCLK 3h (R/W) = Delay by 3 SCLK 4h (R/W) = Delay by 4 SCLK 5h (R/W) = Delay by 5 SCLK 6h (R/W) = Delay by 6 SCLK 7h (R/W) = Delay by 7 SCLK |
| 15-12 | RESERVED | R | 0h | Reserved |
| 11-8 | IODFTENA | R/W | 5h | IO DFT Enable Key This field is used to enable the IODFT mode of the SCI/LIN module for testing. Reset type: SYSRSn 0h (R/W) = IODFT is disabled 1h (R/W) = IODFT is disabled 2h (R/W) = IODFT is disabled 3h (R/W) = IODFT is disabled 4h (R/W) = IODFT is disabled 5h (R/W) = IODFT is disabled 6h (R/W) = IODFT is disabled 7h (R/W) = IODFT is disabled 8h (R/W) = IODFT is disabled 9h (R/W) = IODFT is disabled Ah (R/W) = IODFT is enabled Bh (R/W) = IODFT is disabled Ch (R/W) = IODFT is disabled Dh (R/W) = IODFT is disabled Eh (R/W) = IODFT is disabled Fh (R/W) = IODFT is disabled |
| 7-2 | RESERVED | R | 0h | Reserved |

Table 23-39. IODFTCTRL Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 1 | LPBENA | R/W | 0h | <p>Module loopback enable.</p> <p>In analog loopback mode the complete communication path through the I/Os can be tested, whereas in digital loopback mode the I/O buffers are excluded from this path.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Digital loopback is enabled. 1h (R/W) = Analog loopback is enabled in module I/O DFT mode (when IODFTENA = 1010)</p> |
| 0 | RXPENA | R/W | 0h | <p>Module Analog loopback through receive pin enable.</p> <p>This bit defines whether the I/O buffers for the transmit or the receive pin are included in the communication path in analog loopback mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Analog loopback through the transmit pin is enabled. 1h (R/W) = Analog loopback through the receive pin is enabled.</p> |

23.7.2.27 LIN_GLB_INT_EN Register (Offset = E0h) [Reset = 00000000h]

LIN_GLB_INT_EN is shown in [Figure 23-53](#) and described in [Table 23-40](#).

Return to the [Summary Table](#).

The LIN_GLB_INT_EN register is used to enable the INT0 and INT1 interrupt lines to propagate to the PIE block.

Figure 23-53. LIN_GLB_INT_EN Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | GLBINT1_EN | GLBINT0_EN |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 23-40. LIN_GLB_INT_EN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|------------|------|-------|---|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | GLBINT1_EN | R/W | 0h | Global Interrupt Enable for LIN INT1. This bit determines whether the INT1 interrupt line generates an interrupt to the PIE or not. Reset type: SYSRSn 0h (R/W) = LIN INT1 line does not generate an interrupt to the PIE. 1h (R/W) = LIN INT1 line generates an interrupt to the PIE if an enabled interrupt condition occurs. |
| 0 | GLBINT0_EN | R/W | 0h | Global Interrupt Enable for LIN INT0. This bit determines whether the INT0 interrupt line generates an interrupt to the PIE or not. Reset type: SYSRSn 0h (R/W) = LIN INT0 line does not generate an interrupt to the PIE. 1h (R/W) = LIN INT0 line generates an interrupt to the PIE if an enabled interrupt condition occurs. |

23.7.2.28 LIN_GLB_INT_FLG Register (Offset = E4h) [Reset = 00000000h]

LIN_GLB_INT_FLG is shown in [Figure 23-54](#) and described in [Table 23-41](#).

Return to the [Summary Table](#).

The LIN_GLB_INT_FLG register contains the current status of the INT0 and INT1 flags.

Figure 23-54. LIN_GLB_INT_FLG Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | INT1_FLG | INT0_FLG |
| R-0h | | | | | | R-0h | R-0h |

Table 23-41. LIN_GLB_INT_FLG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | INT1_FLG | R | 0h | <p>Global Interrupt Flag for LIN INT1. This bit indicates if an interrupt was generated to the PIE due to an enabled interrupt on the INT1 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. Reset type: SYSRSn</p> <p>0h (R/W) = No interrupt is active on the INT1 line. 1h (R/W) = An interrupt was generated due to an enabled interrupt on the INT1 interrupt line.</p> |
| 0 | INT0_FLG | R | 0h | <p>Global Interrupt Flag for LIN INT0. This bit indicates if an interrupt was generated to the PIE due to an enabled interrupt on the INT0 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. Reset type: SYSRSn</p> <p>0h (R/W) = No interrupt is active on the INT0 line. 1h (R/W) = An interrupt was generated due to an enabled interrupt on the INT0 interrupt line.</p> |

23.7.2.29 LIN_GLB_INT_CLR Register (Offset = E8h) [Reset = 00000000h]

LIN_GLB_INT_CLR is shown in [Figure 23-55](#) and described in [Table 23-42](#).

Return to the [Summary Table](#).

The LIN_GLB_INT_CLR register is used to clear the interrupt flags in LIN_GLB_INT_FLG register.

Figure 23-55. LIN_GLB_INT_CLR Register

| | | | | | | | |
|----------|----|----|----|----|----|--------------|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | INT1_FLG_CLR | INT0_FLG_CLR |
| R-0h | | | | | | R/W1C-0h | R/W1C-0h |

Table 23-42. LIN_GLB_INT_CLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|-------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | INT1_FLG_CLR | R/W1C | 0h | Global Interrupt flag clear for LIN INT1. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT1_FLG bit. Writing 0 has no effect. Reset type: SYSRSn |
| 0 | INT0_FLG_CLR | R/W1C | 0h | Global Interrupt flag clear for LIN INTO. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT0_FLG bit. Writing 0 has no effect. Reset type: SYSRSn |

23.7.3 LIN Registers to Driverlib Functions

Table 23-43. LIN Registers to Driverlib Functions

| File | Driverlib Function |
|----------------|------------------------------|
| SCIGCR0 | |
| lin.h | LIN_enableModule |
| lin.h | LIN_disableModule |
| SCIGCR1 | |
| lin.h | LIN_setLINMode |
| lin.h | LIN_setMessageFiltering |
| lin.h | LIN_enableParity |
| lin.h | LIN_disableParity |
| lin.h | LIN_setCommMode |
| lin.h | LIN_enableAutomaticBaudrate |
| lin.h | LIN_disableAutomaticBaudrate |
| lin.h | LIN_stopExtendedFrame |

Table 23-43. LIN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|----------------|-----------------------------|
| lin.h | LIN_setChecksumType |
| lin.h | LIN_enableSCIMode |
| lin.h | LIN_disableSCIMode |
| lin.h | LIN_setSCICommMode |
| lin.h | LIN_enableSCIParity |
| lin.h | LIN_disableSCIParity |
| lin.h | LIN_setSCIStopBits |
| lin.h | LIN_enableSCISleepMode |
| lin.h | LIN_disableSCISleepMode |
| lin.h | LIN_enterSCILowPower |
| lin.h | LIN_exitSCILowPower |
| lin.h | LIN_setSCICharLength |
| lin.h | LIN_setSCIFrameLength |
| lin.h | LIN_isSCIDataAvailable |
| lin.h | LIN_isSCISpaceAvailable |
| lin.h | LIN_readSCICharNonBlocking |
| lin.h | LIN_readSCICharBlocking |
| lin.h | LIN_writeSCICharNonBlocking |
| lin.h | LIN_writeSCICharBlocking |
| lin.h | LIN_enableSCIModuleErrors |
| lin.h | LIN_disableSCIModuleErrors |
| lin.h | LIN_enableSCIInterrupt |
| lin.h | LIN_disableSCIInterrupt |
| lin.h | LIN_clearSCIInterruptStatus |
| lin.h | LIN_setSCIInterruptLevel0 |
| lin.h | LIN_setSCIInterruptLevel1 |
| lin.h | LIN_isSCIReceiverIdle |
| lin.h | LIN_getSCITxFrameType |
| lin.h | LIN_getSCIRxFrameType |
| lin.h | LIN_isSCIBreakDetected |
| lin.h | LIN_enableDataTransmitter |
| lin.h | LIN_disableDataTransmitter |
| lin.h | LIN_enableDataReceiver |
| lin.h | LIN_disableDataReceiver |
| lin.h | LIN_performSoftwareReset |
| lin.h | LIN_enterSoftwareReset |
| lin.h | LIN_exitSoftwareReset |
| lin.h | LIN_enableIntLoopback |
| lin.h | LIN_disableIntLoopback |
| lin.h | LIN_enableMultibufferMode |
| lin.h | LIN_disableMultibufferMode |
| lin.h | LIN_setDebugSuspendMode |
| SCIGCR2 | |
| lin.h | LIN_sendWakeupSignal |
| lin.h | LIN_enterSleep |

Table 23-43. LIN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------------|-----------------------------|
| lin.h | LIN_sendChecksum |
| lin.h | LIN_triggerChecksumCompare |
| lin.h | LIN_enterSCILowPower |
| lin.h | LIN_exitSCILowPower |
| SCISETINT | |
| lin.h | LIN_enableInterrupt |
| lin.h | LIN_setInterruptLevel1 |
| lin.h | LIN_enableSCIInterrupt |
| lin.h | LIN_setSCIInterruptLevel1 |
| lin.h | LIN_getInterruptLevel |
| SCICLEARINT | |
| lin.h | LIN_disableInterrupt |
| lin.h | LIN_setInterruptLevel0 |
| lin.h | LIN_disableSCIInterrupt |
| lin.h | LIN_setSCIInterruptLevel0 |
| SCISETINTLVL | |
| lin.h | LIN_setInterruptLevel1 |
| lin.h | LIN_setSCIInterruptLevel1 |
| lin.h | LIN_getInterruptLevel |
| SCICLEARINTLVL | |
| lin.h | LIN_setInterruptLevel0 |
| lin.h | LIN_setSCIInterruptLevel0 |
| SCIFLR | |
| lin.h | LIN_isTxReady |
| lin.h | LIN_isRxReady |
| lin.h | LIN_isTxMatch |
| lin.h | LIN_isRxMatch |
| lin.h | LIN_clearInterruptStatus |
| lin.h | LIN_isSCIDataAvailable |
| lin.h | LIN_isSCISpaceAvailable |
| lin.h | LIN_clearSCIInterruptStatus |
| lin.h | LIN_isSCIReceiverIdle |
| lin.h | LIN_getSCITxFrameType |
| lin.h | LIN_getSCIRxFrameType |
| lin.h | LIN_isSCIBreakDetected |
| lin.h | LIN_isBusBusy |
| lin.h | LIN_isTxBufferEmpty |
| lin.h | LIN_getInterruptStatus |
| SCIINTVECT0 | |
| lin.h | LIN_getInterruptLine0Offset |
| SCIINTVECT1 | |
| lin.h | LIN_getInterruptLine1Offset |
| SCI FORMAT | |
| lin.c | LIN_sendData |
| lin.c | LIN_getData |

Table 23-43. LIN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|------------------|-----------------------------|
| lin.h | LIN_setFrameLength |
| lin.h | LIN_setSCICharLength |
| lin.h | LIN_setSCIFrameLength |
| BRSR | |
| lin.h | LIN_setBaudRatePrescaler |
| SCIED | |
| lin.h | LIN_readSCICharNonBlocking |
| lin.h | LIN_readSCICharBlocking |
| SCIRD | |
| lin.h | LIN_readSCICharNonBlocking |
| lin.h | LIN_readSCICharBlocking |
| SCITD | |
| lin.h | LIN_writeSCICharNonBlocking |
| lin.h | LIN_writeSCICharBlocking |
| SCIPIO0 | |
| lin.h | LIN_enableModule |
| lin.h | LIN_disableModule |
| SCIPIO2 | |
| lin.h | LIN_getPinStatus |
| COMP | |
| lin.h | LIN_setSyncFields |
| RD0 | |
| lin.c | LIN_getData |
| RD1 | |
| - | |
| MASK | |
| lin.h | LIN_setTxMask |
| lin.h | LIN_setRxMask |
| lin.h | LIN_getTxMask |
| lin.h | LIN_getRxMask |
| ID | |
| lin.h | LIN_setIDByte |
| lin.h | LIN_setIDResponderTask |
| lin.h | LIN_getRxIdentifier |
| TD0 | |
| lin.c | LIN_sendData |
| lin.h | LIN_sendWakeupSignal |
| TD1 | |
| - | |
| MBRSR | |
| lin.h | LIN_setMaximumBaudRate |
| IODFTCTRL | |
| lin.h | LIN_enableModuleErrors |
| lin.h | LIN_disableModuleErrors |
| lin.h | LIN_enableSCIModuleErrors |

Table 23-43. LIN Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|--------------------|--------------------------------|
| lin.h | LIN_disableSCIModuleErrors |
| lin.h | LIN_enableExtLoopback |
| lin.h | LIN_disableExtLoopback |
| lin.h | LIN_setTransmitDelay |
| lin.h | LIN_setPinSampleMask |
| GLB_INT_EN | |
| lin.h | LIN_enableGlobalInterrupt |
| lin.h | LIN_disableGlobalInterrupt |
| GLB_INT_FLG | |
| lin.h | LIN_getGlobalInterruptStatus |
| GLB_INT_CLR | |
| lin.h | LIN_clearGlobalInterruptStatus |

Chapter 24
Embedded Pattern Generator (EPG)



This chapter describes the Embedded Pattern Generator (EPG) module.

| | |
|--|-------------|
| 24.1 Introduction..... | 2278 |
| 24.2 Clock Generator Modules..... | 2280 |
| 24.3 Signal Generator Module..... | 2282 |
| 24.4 EPG Peripheral Signal Mux Selection..... | 2285 |
| 24.5 EPG Example Use Cases..... | 2287 |
| 24.6 EPG Interrupt..... | 2290 |
| 24.7 Software..... | 2291 |
| 24.8 EPG Registers..... | 2292 |

24.1 Introduction

The Embedded Pattern Generator (EPG) module is a customizable pattern and clock generator that can serve many test and application scenarios that require a simple pattern generator or a periodic clock generator. The EPG module can also be used to capture an incoming serial stream of data.

24.1.1 Features

Features of the EPG module are:

- Clock generation:
 - Independent clock generation and clock division
 - Synchronous clock generation with programmable offsets
- Pattern generation:
 - Independent serial data stream generation
 - Serial data stream and the associated clock generation
 - Ability to skew clock with respect to serial data
 - Synchronous data stream with programmable offset with respect to one another

The EPG output signals are connected to GPIOs or other peripherals inside the device. The EPG inputs act as shift register inputs to capture incoming serial data streams. This allows the EPG to be configured as a custom serial module. The EPG is also capable of generating interrupts that are used to supply the pattern generators with new data or signal the completion of a generated pattern.

24.1.2 EPG Block Diagram

Figure 24-1 shows the EPG overview block diagram.




Figure 24-1. EPG Overview Block Diagram

Figure 24-2 shows the EPG block diagram.




Figure 24-2. EPG Detailed Block Diagram

Note

The number of available EPGx SIGGEN modules for each device can be different. This diagram shows an EPG with 1 SIGGEN module (SIGGEN0). Refer to the EPG_REGS register description to see how many SIGGEN modules are available for a specific device.

The EPG input clock (EPGCLK) is sourced from PERx.SYSCLK.

24.1.3 EPG Related Collateral

Foundational Materials

- [C2000 Academy - EPG](#)
- [C2000 Embedded Pattern Generator \(Video\)](#)

Getting Started Materials

- [Designing With the C2000™ Embedded Pattern Generator \(EPG\) Application Report](#)

24.2 Clock Generator Modules

The clock generator modules use the EPG input clock and generate four output clocks, see [Figure 24-3](#). Each of the four output clocks (CLKOUT0 to CLKOUT3) has a DCLK and a GCLK version. The EPG clock division results in a gated, GCLK, version of the EPG input clock which are named CLKOUT0_GCLK to CLKOUT3_GCLK. The other version, DCLK (CLKOUT0_DCLK to CLKOUT3_DCLK), have the same period but with an approximately 50% duty cycle. The clock generation takes place using the divider settings CLKDIVx_CTL0.PRD, and clock offset settings CLKDIVx_CLK.Y_OFFSET. The RUNCLOCK signal generated by the clock stop logic determines when the clock generation is started and stopped.

The clock divider counter is a simple up counter, which has a period determined by CLKDIVx_CTL0.PRD. This divider counter begins counting when RUNCLOCK is set. The CLKOUT0 to CLKOUT4 GCLKs are gated versions of the CLKIN (EPG input clock). The clock gates are enabled when the counter value matches the corresponding clock offsets. In the case where RUNCLOCK is cleared, the clock gates are disabled and the counter is set to zero.

Note

The CLKDIVx_CTL0.PRD register can only be written when GCTL0.EN is 0.




Figure 24-3. EPG Clock Generator

24.2.1 DCLK (50% duty cycle clock)

The CLKOUTy_DCLK is generated by setting the clock output for half the clock divider period. When CLKDIVx_CTL0.PRD is set to zero, CLKOUTy_DCLK is the same as the input clock.

24.2.2 Clock Stop

Figure 24-4 shows how the Clock Stop module sets and clears the RUNCLOCK signal.




Figure 24-4. EPG Clock Stop

In signal generator modes, SIGGENx_CTL0.EN bit is cleared when BIT_LENGTH shifts (or rotates) is completed. This makes sure that data is not shifted out. In addition, clock generation (generation of CLKOUT0 to CLKOUT3) also is stopped to make sure that sampling of input data does not continue after BIT_LENGTH shifts when SIGGENx_CTL0.EN is cleared to 0.

The RUNCLOCK signal has to be high for the clock generation circuitry to be active. When SIGGENx_CTL0.EN is cleared, the clock generation can be selected to stop on the falling edge of CLKOUT0 to CLKOUT3.

The clock stop module operates as follow:

- RUNCLOCK is asserted as soon as both SIGGENx_CTL0.EN and GCTL0.EN are set.
- RUN_CLOCK_FF is set when both SIGGENx_CTL0.EN and GCTL0.EN are set and CLKDIVx_CTL0.PRD is not zero.
- When SIGGENx_CTL0.EN is cleared, RUN_CLOCK_FF is not cleared immediately. This makes sure that RUNCLOCK remains set and the clock generation circuitry remains enabled.
- When SIGGENx.DATA0 and SIGGENx.DATA1 are not filled with data before the next shift sequence (repeat shift modes) and signal generator is waiting for data to be written, clocks are stopped.
- The RUN_CLOCK_FF can be cleared on the falling edge of CLKOUT0 to CLKOUT3 based on the configuration of CLKSTOP field.
- Clearing GCTL0.EN clears RUN_CLOCK_FF unconditionally.

24.3 Signal Generator Module

The signal generator module is the main component of the EPG and generates the data stream that follows custom patterns. [Figure 24-5](#) shows the main components. This module has 8 output ports DATATRANOUT0 to DATATRANOUT7. The two registers SIGGENx_DATA1 and SIGGENx_DATA0 constitute a 64-bit bus named DATA[63:0]. DATATRANIN[63:0], which is used for all the data transform operations, can be DATA[63:0] or bit reversed DATA (when SIGGENx_CTL0.BRIN bit is set). The DATATRANOUT0 to DATATRANOUT7 are connected to DATATRANIN0 to DATATRANIN7 when the signal generator is not in BIT_BANG mode. In BIT_BANG mode, DATATRANOUT0 to DATATRANOUT7 are connected to DATATRANIN0, DATATRANIN8, and DATATRANIN16 to DATATRANIN56.


In addition to generating data outputs, one of the 8 EPGIN inputs can act as data input to SIGGENx_DATAy registers. In [Figure 24-5](#), the EPGIN_MUX block illustrates the mechanism used to capture the input data stream. This enables one to capture a data input stream using EPG module.

Data transformation is done on the DATATRANIN bus, and is determined by the configured mode (SIGGENx_CTL0.MODE), provided GCTL0.EN and SIGGENx_CTL0.EN are both set. If either of these enable bits are 0, then the data output of the transform block is the same as the input. The transformed output is bit reversed when SIGGENx_CTL0.BROUT bit is set. Conditions under which the DATA active register (SIGGENx_DATA0_ACTIVE and SIGGENx_DATA1_ACTIVE) are:

- Loaded from SIGGENx_DATA1 and SIGGENx_DATA0
- Directly updated on a memory mapped write to SIGGENx_DATA1 and SIGGENx_DATA0
- Holds the current data

Table 24-1. SIGGENx Active Register Loading

| Condition | SIGGENx_DATA1_ACTIVE DATA ACTIVE Register [63:32] | SIGGENx_DATA0_ACTIVE DATA ACTIVE Register [31:0] |
|--|--|--|
| Memory mapped write to SIGGENx_DATA0 register and SIGGENx_CTL0.EN is 0 | No updates | Updated with the value written to SIGGENx_DATA0 register |
| Memory mapped write to SIGGENx_DATA1 register and SIGGENx_CTL0.EN is 0. | Updated with the value written to SIGGENx_DATA1 register | No updates |
| "BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH <= 32, and Either SIGGENx_DATA0 or SIGGENx_DATA1 has been updated | Copy SIGGENx_DATA1 register content | Copy SIGGENx_DATA0 register content |
| "BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH >= 32, and Both SIGGENx_DATA0 and SIGGENx_DATA1 have been updated | Copy SIGGENx_DATA1 register contents | Copy SIGGENx_DATA0 register contents |
| "BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH <= 32, and Neither SIGGENx_DATA0, nor SIGGENx_DATA1 has been updated | Hold the current value, no shifts | Hold the current value, no shifts |
| "BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH >= 32, and Neither SIGGENx_DATA0, nor SIGGENx_DATA1 has not been updated | Hold the current value, no shifts | Hold the current value, no shifts |
| All other conditions | Updates based on current mode of operation | Updates based on current mode of operation |


Figure 24-5. EPG Signal Generator Detailed Overview

Following are the possible data transformations:

Bit-bang mode: In this mode, DATATRAN[63:0] is the same as DATATRANIN[63:0].

Shift right once mode: In this mode, DATATRAN[63:0] = {0,DATATRANIN[63:1]}. After SIGENx_CTL0.BITLENGTH shifts, SIGENx_CTL0.EN is cleared.

Shift right repeat mode: In this mode, DATATRAN[63:0] = {0,DATATRANIN[63:1]}. After SIGENx_CTL0.BITLENGTH shifts, load the data as per [Table 24-1](#).

Rotate right once mode: In this mode, DATATRAN[63:0] = {DATATRANIN[0],DATATRANIN[63:1]}. After SIGENx_CTL0.BITLENGTH shifts, active register is loaded from the {DATA1,DATA0} register, and SIGENx_CTL0.EN is cleared.

Rotate right repeat: This mode is same as rotate right once, except that SIGENx_CTL0.EN is not cleared upon SIGENx_CTL0.BITLENGTH rotates.

Shift left once mode: In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],0}. After SIGENx_CTL0.BITLENGTH shifts, SIGENx_CTL0.EN is cleared.

Shift left repeat mode: In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],0}. After SIGENx_CTL0.BITLENGTH shifts, load the data as per [Table 24-1](#).

Rotate left once mode: In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],DATATRANIN[63]}. After SIGENx_CTL0.BITLENGTH shifts, active register is loaded from the {DATA1,DATA0} register, and SIGENx_CTL0.EN is cleared.

Rotate left repeat: This mode is same as rotate left once, except that SIGENx_CTL0.EN is not cleared upon SIGENx_CTL0.BITLENGTH rotates.

Note

SIGGENx_CTL0.MODE and SIGGENx_CTL.BITWIDTH must only be updated when SIGGENx_CTL0.EN is 0.

24.4 EPG Peripheral Signal Mux Selection

EPG DATAINx signals are connected to input signal sources from other peripherals. The EPG DATAINx signal sources are listed in [Table 24-2](#).

Table 24-2. EPG Data Input Connections

| EPG1 Data Connection (DATAIN/DATAOUT) | Signal Name |
|---------------------------------------|-------------|
| 0 | CANA_RX |
| 1 | MCANA_RX |
| 2 | LINA_RX |
| 2-34 | Reserved |
| 35 | SCIA_RX |
| 36 | SCIB_RX |
| 37 | SCIC_RX |
| 38 | Reserved |
| 39 | EQEP1A |
| 40 | EQEP1B |
| 41 | EQEP1I |
| 42 | EQEP1S |
| 43 | EQEP2A |
| 44 | EQEP2B |
| 45 | EQEP2I |
| 46 | EQEP2S |
| 47-56 | Reserved |
| 57-64 | Reserved |

EPGOUT0 to EPGOUT7 can override peripheral input signals connected to DATAINx. For example, the peripheral CAN RX input signal can be overwritten by EPGOUTx. DATAINx can be passed to DATAOUTx untouched, if EPG is not required, or the DATAINx can be replaced with EPGOUTy ($y = x \% 8$). The EPGMXSEL0 and EPGMXSEL1 registers must be configured to select the source of the DATAOUTx signals. Also, EPGOUTx signals can be connected to GPIOs through the Output XBARS, while EPGINx signals can be connected to the Input XBARS.




Figure 24-6. EPG Peripheral Signal Muxing

Table 24-3. EPG Input Connections

| EPG1 Input Port | Source Signal |
|-----------------|---------------|
| 0 | INPUTXBAR |
| 1 | INPUTXBAR |
| 2 | INPUTXBAR |
| 3 | INPUTXBAR |
| 4 | Reserved |
| 5 | Reserved |
| 6 | Reserved |
| 7 | Reserved |

Table 24-4. EPG Output Connections

| EPG1 Output Port | Destination Signal |
|------------------|--------------------|
| 0 | OUTPUTXBAR |
| 1 | OUTPUTXBAR |
| 2 | Reserved |
| 3 | Reserved |
| 4 | Reserved |
| 5 | Reserved |
| 6 | Reserved |
| 7 | Reserved |

24.5 EPG Example Use Cases

This section provides example register configurations for different EPG use cases.

Note

Some examples can require more than one SIGGEN module. Check the device registers or data sheet for the number of available SIGGEN modules.

24.5.1 EPG Example: Synchronous Clocks with Offset

[Example 24-1](#) register configuration generates 4 clocks, all synchronous to one another with edges offset by 2 clock cycles. In [Example 24-1](#), a clock divide value of 12 is used.

Example 24-1. Synchronous Clocks with Offset Register Configuration

| Register | Value | Selected Mode |
|--|----------------|--|
| Epg1MuxRegs | | |
| EPGMXSEL0.SEL0 | 0x1 | Select EPGOUT0 to drive DATAOUT[0] |
| EPGMXSEL0.SEL1 | 0x1 | Select EPGOUT1 to drive DATAOUT[1] |
| EPGMXSEL0.SEL2 | 0x1 | Select EPGOUT2 to drive DATAOUT[2] |
| EPGMXSEL0.SEL3 | 0x1 | Select EPGOUT3 to drive DATAOUT[3] |
| Epg1Regs | | |
| Global Settings | | |
| GCTL0.EPGOUT0SEL | 0x0 | Selects signal mux output on EPGOUT0 |
| GCTL0.EPGOUT1SEL | 0x0 | Selects signal mux output on EPGOUT1 |
| GCTL0.EPGOUT2SEL | 0x0 | Selects signal mux output on EPGOUT2 |
| GCTL0.EPGOUT3SEL | 0x0 | Selects signal mux output on EPGOUT3 |
| GCTL3.EPGOUT0_SIGOUTSEL | 0x0 | Select SIGGEN0.OUT[0] on EPGOUT0 |
| GCTL3.EPGOUT1_SIGOUTSEL | 0x1 | Select SIGGEN0.OUT[1] on EPGOUT1 |
| GCTL3.EPGOUT2_SIGOUTSEL | 0x2 | Select SIGGEN0.OUT[2] on EPGOUT2 |
| GCTL3.EPGOUT3_SIGOUTSEL | 0x3 | Select SIGGEN0.OUT[3] on EPGOUT3 |
| GCTL1.SIGGEN0_CLKSEL | 0x0 | Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0 |
| CLKGEN0 Setting | | |
| CLKDIV0_CTL0.PRD | 0x0 | Divide by 1 |
| CLKDIV0_CLKOFFSET.CLK0OFFSET | 0x0 | No offset |
| SIGGEN0 Mode and Bit Length Configuration | | |
| SIGGEN0_CTL0.BITLENGTH | 0xC | Configure bit length to 12 to get a divide-by-12 clock. |
| SIGGEN0_CTL0.MODE | 0x3 | Configure the mode to rotate right repeat mode to generate a periodic waveform. |
| SIGGEN0_DATA0[11:0] | 0000 0111 1110 | Initialize the 12 bits to 6 ones and 6 zeroes, which makes sure of a 50% duty cycle clock. |
| SIGGEN0_DATA0[27:16] | 0001 1111 1000 | Create a 2-cycle offset with respect to first clock. |
| SIGGEN0_DATA1[11:0] | 0111 1110 0000 | Create a 4-cycle offset with respect to first clock. |
| SIGGEN0_DATA1[27:16] | 1111 1000 0001 | Create a 6-cycle offset with respect to first clock. |

24.5.2 EPG Example: Serial Data Bit Stream (LSB first)

[Example 24-2](#) register configuration shifts out a data word, the data rate is set to divide by 8 and the LSB is shifted out first. After 32 shifts are completed, an interrupt is generated for further sequencing.

Example 24-2. Serial Data Bit Stream (LSB first) Register Configuration

| Register | Value | Selected Mode |
|--|--------|--|
| Epg1MuxRegs | | |
| EPGMXSEL0.SEL0 | 0x1 | Select EPGOUT0 to drive DATAOUT[0] |
| Epg1Regs | | |
| Global Settings | | |
| GCTL1.SIGGEN0_CLKSEL | 0x0 | Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0 |
| CLKGEN0 Setting | | |
| CLKDIV0_CTL0.PRD | 0x7 | Divide by 8 |
| CLKDIV0_CLKOFFSET.CLK0OFFSET | 0x0 | No offset |
| SIGGEN0 Mode and Bit Length Configuration | | |
| SIGGEN0_CTL0.BITLENGTH | 0x20 | Do 32 shifts. |
| SIGGEN0_CTL0.MODE | 0x1 | Configure the mode to shift right once mode. Generates an interrupt after 32 shifts. |
| SIGGEN0_DATA0[15:0] | 0xAA55 | Data to be shifted out |
| SIGGEN0_DATA0[31:16] | 0xFFFF | Data to be shifted out |
| SIGGEN0_DATA1[15:0] | 0xAA55 | Data to be shifted out |
| SIGGEN0_DATA1[31:16] | 0x55AA | Data to be shifted out |

24.5.3 EPG Example: Serial Data Bit Stream (MSB first)

[Example 24-3](#) register configuration shifts out a data word, the data rate is set to divide by 8 and MSB is shifted out first. After 32 shifts are complete, an interrupt is generated for further sequencing.

Example 24-3. Serial Data Bit Stream (MSB first) Register Configuration

| Register | Value | Selected Mode |
|--|--------|---|
| Epg1MuxRegs | | |
| EPGMXSEL0.SEL0 | 0x1 | Select EPGOUT0 to drive DATAOUT[0] |
| Epg1Regs | | |
| Global Settings | | |
| GCTL0.EPGOUT0SEL | 0x0 | Selects signal mux output on EPGOUT0 |
| GCTL3.EPGOUT0_SIGOUTSEL | 0x4 | Select SIGGEN0.OUT[4] on EPGOUT0, on 64-bit reversal, 31 bit appears on 32 bit (hence, configuring to 4). |
| GCTL1.SIGGEN0_CLKSEL | 0x0 | Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0 |
| CLKGEN0 Setting | | |
| CLKDIV0_CTL0.PRD | 0x7 | Divide by 8 |
| CLKDIV0_CLKOFFSET.CLK0OFFSET | 0x0 | No offset |
| SIGGEN0 Mode and Bit Length Configuration | | |
| SIGGEN0_CTL0.BITLENGTH | 0x20 | Do 32 shifts. |
| SIGGEN0_CTL0.MODE | 0x1 | Configure the mode to shift right once mode. Generates an interrupt after 32 shifts. |
| SIGGEN0_CTL0.BRIN | 0x1 | Reverse the bits to the data transform block to make sure that the MSB is transmitted first. |
| SIGGEN0_CTL0.BROUT | 0x1 | Reverse the data back and store in the register |
| SIGGEN0_DATA0[15:0] | 0xAA55 | Data to be shifted out |
| SIGGEN0_DATA0[31:16] | 0xFFFF | Data to be shifted out |
| SIGGEN0_DATA1[15:0] | 0xAA55 | Data to be shifted out |
| SIGGEN0_DATA1[31:16] | 0x55AA | Data to be shifted out |

24.6 EPG Interrupt

EPG interrupt can be generated on “BIT_LENGTH” shifts or rotates, or “BIT_LENGTH/2” shifts or rotates. Interrupts can be generated in any of the signal generator modes.

The GINTSTS, GINTEN, GINTCLR, and GINTFRC registers are used to configure the EPG interrupt, as shown in [Figure 24-7](#).




Figure 24-7. EPG Interrupt

24.7 Software

24.7.1 EPG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:
C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/epg

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](http://dev.ti.com).

24.7.1.1 EPG Generating Synchronous Clocks

FILE: epg_ex1_generate_clocks.c

This example shows how to generate 2 synchronous clocks with edges being offset by 2 clock cycles. It configures Signal Generator to shift a periodic data. Generated Clock has period EPG CLOCK/6.

External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

Watch Variables

- sigGenActiveData - Active Data of signal generator transform output

24.7.1.2 EPG Generating Two Offset Clocks

FILE: epg_ex7_generate_two_offset_clocks.c

This example generates two offset clocks using the CLKGEN (CLKDIV) modules. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

24.7.1.3 EPG Generating Two Offset Clocks With SIGGEN

FILE: epg_ex8_generate_two_offset_clocks_with_siggen.c

This example generates two offset clocks using the SIGGEN module. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

24.7.1.4 EPG Generate Serial Data

FILE: epg_ex9_generate_serial_data.c

This example generates SPICLK and SPI DATA signals using the SIGGEN module. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

24.7.1.5 EPG Generate Serial Data Shift Mode

FILE: epg_ex10_generate_serial_data_shift_mode.c

This example generates SPICLK and SPI DATA signals using the SIGGEN module in SHIFT mode. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

24.8 EPG Registers

The following sections are register descriptions for the EPG.

24.8.1 EPG Base Address Table

Table 24-5. EPG Base Address Table

| Bit Field Name | | DriverLib Name | Base Address | Pipeline Protected |
|----------------|--------------|----------------|--------------|--------------------|
| Instance | Structure | | | |
| Epg1Regs | EPG_REGS | EPG1_BASE | 0x0005_EC00 | YES |
| Epg1MuxRegs | EPG_MUX_REGS | EPG1MUX_BASE | 0x0005_ECD0 | YES |

24.8.2 EPG_REGS Registers

Table 24-6 lists the memory-mapped registers for the EPG_REGS registers. All register offset addresses not listed in **Table 24-6** should be considered as reserved locations and the register contents should not be modified.

Table 24-6. EPG_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------------------|---|------------------|---------|
| 0h | GCTL0 | EPG Global control register 0 | Go | |
| 2h | GCTL1 | EPG Global control register 1 | Go | |
| 4h | GCTL2 | EPG Global control register 2 | Go | |
| 6h | GCTL3 | EPG Global control register 3 | Go | |
| 8h | EPGLOCK | EPG LOCK Register | Go | |
| Ah | EPGCOMMIT | EPG COMMIT register | Go | |
| Ch | GINTSTS | EPG Global interrupt status register. | Go | |
| Eh | GINTEN | EPG Global interrupt enable register. | Go | |
| 10h | GINTCLR | EPG Global interrupt clear register. | Go | |
| 12h | GINTFRC | EPG Global interrupt force register. | Go | |
| 18h | CLKDIV0_CTL0 | Clock divider 0's control register 0 | Go | |
| 1Eh | CLKDIV0_CLKOFFSET | Clock divider 0's clock offset value | Go | |
| 24h | CLKDIV1_CTL0 | Clock divider 1's control register 0 | Go | |
| 2Ah | CLKDIV1_CLKOFFSET | Clock divider 1's clock offset value | Go | |
| 30h | SIGGEN0_CTL0 | Signal generator 0's control register 0 | Go | |
| 32h | SIGGEN0_CTL1 | Signal generator 0's control register 1 | Go | |
| 38h | SIGGEN0_DATA0 | Signal generator 0's data register 0 | Go | |
| 3Ah | SIGGEN0_DATA1 | Signal generator 0's data register 1 | Go | |
| 3Ch | SIGGEN0_DATA0_ACTIVE | Signal generator 0's data active register 0 | Go | |
| 3Eh | SIGGEN0_DATA1_ACTIVE | Signal generator 0's data active register 1 | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 24-7** shows the codes that are used for access types in this section.

Table 24-7. EPG_REGS Access Type Codes

| Access Type | Code | Description |
|---------------------------------|-----------|--|
| Read Type | | |
| R | R | Read |
| R-0 | R -0 | Read Returns 0s |
| Write Type | | |
| W | W | Write |
| W1C | W 1C | Write 1 to clear |
| W1S | W 1S | Write 1 to set |
| WSonce | W Sonc | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |

Table 24-7. EPG_REGS Access Type Codes (continued)

| Access Type | Code | Description |
|-------------|------|--|
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

24.8.2.1 GCTL0 Register (Offset = 0h) [Reset = 00000000h]

GCTL0 is shown in [Figure 24-8](#) and described in [Table 24-8](#).

Return to the [Summary Table](#).

EPG Global control register 0

Figure 24-8. GCTL0 Register

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EPGOUT7SEL | EPGOUT6SEL | EPGOUT5SEL | EPGOUT4SEL | EPGOUT3SEL | EPGOUT2SEL | EPGOUT1SEL | EPGOUT0SEL |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | EN |
| R-0h | | | | | | | |
| R/W-0h | | | | | | | |

Table 24-8. GCTL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15 | EPGOUT7SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 14 | EPGOUT6SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 13 | EPGOUT5SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 12 | EPGOUT4SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 11 | EPGOUT3SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 10 | EPGOUT2SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 9 | EPGOUT1SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 8 | EPGOUT0SEL | R/W | 0h | 0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn |
| 7-1 | RESERVED | R | 0h | Reserved |

Table 24-8. GCTL0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 0 | EN | R/W | 0h | 0 : EPG module is disabled 1 : EPG module is enabled, clock generators and signal generators are functional. Reset type: SYSRSn |

24.8.2.2 GCTL1 Register (Offset = 2h) [Reset = 00000000h]

GCTL1 is shown in [Figure 24-9](#) and described in [Table 24-9](#).

Return to the [Summary Table](#).

EPG Global control register 1

Figure 24-9. GCTL1 Register

| | | | | | | | |
|----------|----------|----|----|----------|----------------|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RESERVED | | | RESERVED | SIGGEN0_CLKSEL | | |
| R/W-0h | R/W-0h | | | R/W-0h | R/W-0h | | |

Table 24-9. GCTL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------------|------|-------|---|
| 31-8 | RESERVED | R | 0h | Reserved |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6-4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2-0 | SIGGEN0_CLKSEL | R/W | 0h | Clock source select of SIGGEN0: 0x0 : CLKGEN0.CLKOUT0_GCLK 0x1 : CLKGEN0.CLKOUT1_GCLK 0x2 : CLKGEN0.CLKOUT2_GCLK 0x3 : CLKGEN0.CLKOUT3_GCLK 0x4 : CLKGEN1.CLKOUT0_GCLK 0x5 : CLKGEN1.CLKOUT1_GCLK 0x6 : CLKGEN1.CLKOUT2_GCLK 0x7 : CLKGEN1.CLKOUT3_GCLK Reset type: SYSRSn |

24.8.2.3 GCTL2 Register (Offset = 4h) [Reset = 00000000h]

GCTL2 is shown in [Figure 24-10](#) and described in [Table 24-10](#).

Return to the [Summary Table](#).

EPG Global control register 2

Figure 24-10. GCTL2 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------|-------------------|----|----|----------|-------------------|----|----|
| RESERVED | EPGOUT7_CLKOUTSEL | | | RESERVED | EPGOUT6_CLKOUTSEL | | |
| R/W-0h | R/W-0h | | | R/W-0h | R/W-0h | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | EPGOUT5_CLKOUTSEL | | | RESERVED | EPGOUT4_CLKOUTSEL | | |
| R/W-0h | R/W-0h | | | R/W-0h | R/W-0h | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | EPGOUT3_CLKOUTSEL | | | RESERVED | EPGOUT2_CLKOUTSEL | | |
| R/W-0h | R/W-0h | | | R/W-0h | R/W-0h | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EPGOUT1_CLKOUTSEL | | | RESERVED | EPGOUT0_CLKOUTSEL | | |
| R/W-0h | R/W-0h | | | R/W-0h | R/W-0h | | |

Table 24-10. GCTL2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------|------|-------|--|
| 31 | RESERVED | R/W | 0h | Reserved |
| 30-28 | EPGOUT7_CLKOUTSEL | R/W | 0h | Output 7 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |
| 27 | RESERVED | R/W | 0h | Reserved |
| 26-24 | EPGOUT6_CLKOUTSEL | R/W | 0h | Output 6 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |
| 23 | RESERVED | R/W | 0h | Reserved |
| 22-20 | EPGOUT5_CLKOUTSEL | R/W | 0h | Output 5 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |

Table 24-10. GCTL2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-------------------|-------------|--------------|--|
| 19 | RESERVED | R/W | 0h | Reserved |
| 18-16 | EPGOUT4_CLKOUTSEL | R/W | 0h | Output 4 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |
| 15 | RESERVED | R/W | 0h | Reserved |
| 14-12 | EPGOUT3_CLKOUTSEL | R/W | 0h | Output 3 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |
| 11 | RESERVED | R/W | 0h | Reserved |
| 10-8 | EPGOUT2_CLKOUTSEL | R/W | 0h | Output 2 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |
| 7 | RESERVED | R/W | 0h | Reserved |
| 6-4 | EPGOUT1_CLKOUTSEL | R/W | 0h | Output 1 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2-0 | EPGOUT0_CLKOUTSEL | R/W | 0h | Output 0 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn |

24.8.2.4 GCTL3 Register (Offset = 6h) [Reset = 00000000h]

GCTL3 is shown in [Figure 24-11](#) and described in [Table 24-11](#).

Return to the [Summary Table](#).

EPG Global control register 3

Figure 24-11. GCTL3 Register

| | | | | | | | |
|-------------------|----|----|----|-------------------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| EPGOUT7_SIGOUTSEL | | | | EPGOUT6_SIGOUTSEL | | | |
| R/W-0h | | | | R/W-0h | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| EPGOUT5_SIGOUTSEL | | | | EPGOUT4_SIGOUTSEL | | | |
| R/W-0h | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| EPGOUT3_SIGOUTSEL | | | | EPGOUT2_SIGOUTSEL | | | |
| R/W-0h | | | | R/W-0h | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EPGOUT1_SIGOUTSEL | | | | EPGOUT0_SIGOUTSEL | | | |
| R/W-0h | | | | R/W-0h | | | |

Table 24-11. GCTL3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-------------------|------|-------|---|
| 31-28 | EPGOUT7_SIGOUTSEL | R/W | 0h | Output 7 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn |

Table 24-11. GCTL3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-------------------|-------------|--------------|---|
| 27-24 | EPGOUT6_SIGOUTSEL | R/W | 0h | Output 6 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn |
| 23-20 | EPGOUT5_SIGOUTSEL | R/W | 0h | Output 5 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn |
| 19-16 | EPGOUT4_SIGOUTSEL | R/W | 0h | Output 4 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn |

Table 24-11. GCTL3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-------------------|-------------|--------------|--|
| 15-12 | EPGOUT3_SIGOUTSEL | R/W | 0h | <p>Output 3 source select:</p> <p>0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7</p> <p>Reset type: SYSRSn</p> |
| 11-8 | EPGOUT2_SIGOUTSEL | R/W | 0h | <p>Output 2 source select:</p> <p>0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7</p> <p>Reset type: SYSRSn</p> |
| 7-4 | EPGOUT1_SIGOUTSEL | R/W | 0h | <p>Output 1 source select:</p> <p>0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7</p> <p>Reset type: SYSRSn</p> |

Table 24-11. GCTL3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|-------------------|-------------|--------------|---|
| 3-0 | EPGOUT0_SIGOUTSEL | R/W | 0h | Output 0 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn |

24.8.2.5 EPGLOCK Register (Offset = 8h) [Reset = 00000000h]

EPGLOCK is shown in [Figure 24-12](#) and described in [Table 24-12](#).

Return to the [Summary Table](#).

EPG LOCK Register

Figure 24-12. EPGLOCK Register

| | | | | | | | |
|--------------|--------------|--------------|--------------|--------|--------|----------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | RESERVED | RESERVED |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGGEN0_CTL1 | SIGGEN0_CTL0 | CLKDIV1_CTL0 | CLKDIV0_CTL0 | GCTL3 | GCTL2 | GCTL1 | GCTL0 |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |

Table 24-12. EPGLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|--|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R/W | 0h | Reserved |
| 8 | RESERVED | R/W | 0h | Reserved |
| 7 | SIGGEN0_CTL1 | R/W | 0h | 0: Writes to SIGGEN0_CTL1 register is allowed. 1: Writes to SIGGEN0_CTL1 register is not allowed. Reset type: SYSRSn |
| 6 | SIGGEN0_CTL0 | R/W | 0h | 0: Writes to SIGGEN0_CTL0 register is allowed. 1: Writes to SIGGEN0_CTL0 register is not allowed. Reset type: SYSRSn |
| 5 | CLKDIV1_CTL0 | R/W | 0h | 0: Writes to CLKDIV1_CTL0 register is allowed. 1: Writes to CLKDIV1_CTL0 register is not allowed. Reset type: SYSRSn |
| 4 | CLKDIV0_CTL0 | R/W | 0h | 0: Writes to CLKDIV0_CTL0 register is allowed. 1: Writes to CLKDIV0_CTL0 register is not allowed. Reset type: SYSRSn |
| 3 | GCTL3 | R/W | 0h | 0: Writes to GCTL3 register is allowed. 1: Writes to GCTL3 register is not allowed. Reset type: SYSRSn |
| 2 | GCTL2 | R/W | 0h | 0: Writes to GCTL2 register is allowed. 1: Writes to GCTL2 register is not allowed. Reset type: SYSRSn |
| 1 | GCTL1 | R/W | 0h | 0: Writes to GCTL1 register is allowed. 1: Writes to GCTL1 register is not allowed. Reset type: SYSRSn |
| 0 | GCTL0 | R/W | 0h | 0: Writes to GCTL0 register is allowed. 1: Writes to GCTL0 register is not allowed. Reset type: SYSRSn |

24.8.2.6 EPGCOMMIT Register (Offset = Ah) [Reset = 00000000h]

EPGCOMMIT is shown in [Figure 24-13](#) and described in [Table 24-13](#).

[Return to the Summary Table.](#)

EPG COMMIT register

Figure 24-13. EPGCOMMIT Register

| | | | | | | | |
|--------------|--------------|--------------|--------------|------------|------------|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | RESERVED | RESERVED |
| R-0h | | | | | | R/WSonc-0h | R/WSonc-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGGEN0_CTL1 | SIGGEN0_CTL0 | CLKDIV1_CTL0 | CLKDIV0_CTL0 | GCTL3 | GCTL2 | GCTL1 | GCTL0 |
| R/WSonc-0h | R/WSonc-0h | R/WSonc-0h | R/WSonc-0h | R/WSonc-0h | R/WSonc-0h | R/WSonc-0h | R/WSonc-0h |

Table 24-13. EPGCOMMIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|---------|-------|--|
| 31-10 | RESERVED | R | 0h | Reserved |
| 9 | RESERVED | R/WSonc | 0h | Reserved |
| 8 | RESERVED | R/WSonc | 0h | Reserved |
| 7 | SIGGEN0_CTL1 | R/WSonc | 0h | 0: Writes to EPGLOCK.SIGGEN0_CTL1 field is allowed. 1: Writes to EPGLOCK.SIGGEN0_CTL1 field is not allowed. Reset type: SYSRSn |
| 6 | SIGGEN0_CTL0 | R/WSonc | 0h | 0: Writes to EPGLOCK.SIGGEN0_CTL0 field is allowed. 1: Writes to EPGLOCK.SIGGEN0_CTL0 field is not allowed. Reset type: SYSRSn |
| 5 | CLKDIV1_CTL0 | R/WSonc | 0h | 0: Writes to EPGLOCK.CLKDIV1_CTL0 field is allowed. 1: Writes to EPGLOCK.CLKDIV1_CTL0 field is not allowed. Reset type: SYSRSn |
| 4 | CLKDIV0_CTL0 | R/WSonc | 0h | 0: Writes to EPGLOCK.CLKDIV0_CTL0 field is allowed. 1: Writes to EPGLOCK.CLKDIV0_CTL0 field is not allowed. Reset type: SYSRSn |
| 3 | GCTL3 | R/WSonc | 0h | 0: Writes to EPGLOCK.GCTL3 field is allowed. 1: Writes to EPGLOCK.GCTL3 field is not allowed. Reset type: SYSRSn |
| 2 | GCTL2 | R/WSonc | 0h | 0: Writes to EPGLOCK.GCTL2 field is allowed. 1: Writes to EPGLOCK.GCTL2 field is not allowed. Reset type: SYSRSn |
| 1 | GCTL1 | R/WSonc | 0h | 0: Writes to EPGLOCK.GCTL1 field is allowed. 1: Writes to EPGLOCK.GCTL1 field is not allowed. Reset type: SYSRSn |
| 0 | GCTL0 | R/WSonc | 0h | 0: Writes to EPGLOCK.GCTL0 field is allowed. 1: Writes to EPGLOCK.GCTL0 field is not allowed. Reset type: SYSRSn |

24.8.2.7 GINTSTS Register (Offset = Ch) [Reset = 00000000h]

GINTSTS is shown in [Figure 24-14](#) and described in [Table 24-14](#).

Return to the [Summary Table](#).

EPG Global interrupt status register.

Figure 24-14. GINTSTS Register

| | | | | | | | |
|----------|----|----|----------|----|----------|----|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | RESERVED | | RESERVED | | SIGGEN0_FILL |
| R-0h | | | R-0h | | R-0h | | SIGGEN0_DONE |
| R-0h | | | R-0h | | R-0h | | INT |
| R-0h | | | R-0h | | R-0h | | R-0h |

Table 24-14. GINTSTS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R | 0h | Reserved |
| 3 | RESERVED | R | 0h | Reserved |
| 2 | SIGGEN0_FILL | R | 0h | 0: Do not fill data in SIGGEN0 1: Fill data in SIGGEN0 This status bit does not get set in BIT_BANG mode. In all other modes, the SIGGEN0_FILL bit is set high after the signal generator has completed BITLENGTH/2 shifts. Note: For odd values of BITLENGTH, BITLENGTH/2 is rounded down to the nearest integer. Reset type: SYSRSn |
| 1 | SIGGEN0_DONE | R | 0h | 0: Operation of SIGGEN0 is in progress 1: Operation of SIGGEN0 has completed This status bit does not get set in BIT_BANG mode. In all other modes, the SIGGEN0_DONE bit is set high after the signal generator has completed BITLENGTH shifts. Reset type: SYSRSn |
| 0 | INT | R | 0h | Global interrupt flag. This bit is set when an interrupt is fired, and cleared by writing 1 to GINTCLR.INT. While the INT status bit is set, new EPG interrupts cannot be generated until the bit has been cleared. Reset type: SYSRSn |

24.8.2.8 GINTEN Register (Offset = Eh) [Reset = 00000000h]

GINTEN is shown in [Figure 24-15](#) and described in [Table 24-15](#).

Return to the [Summary Table](#).

EPG Global interrupt enable register.

Figure 24-15. GINTEN Register

| | | | | | | | | |
|----------|----|----|----------|----|----------|----|--------------|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RESERVED | | | RESERVED | | RESERVED | | SIGGEN0_FILL | |
| R-0h | | | R/W-0h | | R/W-0h | | R/W-0h | |
| R-0h | | | R/W-0h | | R/W-0h | | R-0h | |

Table 24-15. GINTEN Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R/W | 0h | Reserved |
| 3 | RESERVED | R/W | 0h | Reserved |
| 2 | SIGGEN0_FILL | R/W | 0h | 0: Disable interrupt generation when SIGGEN0_FILL bits is set. 1: Enable interrupt generation when SIGGEN0_FILL bits is set. Reset type: SYSRSn |
| 1 | SIGGEN0_DONE | R/W | 0h | 0: Disable interrupt generation when SIGGEN0_DONE bits is set. 1: Enable interrupt generation when SIGGEN0_DONE bits is set. Reset type: SYSRSn |
| 0 | RESERVED | R | 0h | Reserved |

24.8.2.9 GINTCLR Register (Offset = 10h) [Reset = 00000000h]

GINTCLR is shown in [Figure 24-16](#) and described in [Table 24-16](#).

Return to the [Summary Table](#).

EPG Global interrupt clear register.

Figure 24-16. GINTCLR Register

| | | | | | | | |
|----------|----|----|------------|----|------------|----|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | RESERVED | | RESERVED | | SIGGEN0_FILL |
| R-0h | | | R-0/W1C-0h | | R-0/W1C-0h | | SIGGEN0_DONE |
| R-0h | | | R-0/W1C-0h | | R-0/W1C-0h | | INT |
| R-0h | | | R-0/W1C-0h | | R-0/W1C-0h | | R-0/W1C-0h |

Table 24-16. GINTCLR Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|---------|-------|---|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R-0/W1C | 0h | Reserved |
| 3 | RESERVED | R-0/W1C | 0h | Reserved |
| 2 | SIGGEN0_FILL | R-0/W1C | 0h | 0: No effect 1: Clear SIGGEN0_FILL flag bit. Reset type: SYSRSn |
| 1 | SIGGEN0_DONE | R-0/W1C | 0h | 0: No effect 1: Clear SIGGEN0_DONE flag bit. Reset type: SYSRSn |
| 0 | INT | R-0/W1C | 0h | 0: No effect 1: Clear INT flag bit. Reset type: SYSRSn |

24.8.2.10 GINTFRC Register (Offset = 12h) [Reset = 00000000h]

GINTFRC is shown in [Figure 24-17](#) and described in [Table 24-17](#).

Return to the [Summary Table](#).

EPG Global interrupt force register.

Figure 24-17. GINTFRC Register

| | | | | | | | | |
|----------|----|----|------------|----|------------|----|--------------|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| RESERVED | | | | | | | | |
| R-0h | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RESERVED | | | RESERVED | | RESERVED | | SIGGEN0_FILL | |
| R-0h | | | R-0/W1S-0h | | R-0/W1S-0h | | R-0/W1S-0h | |
| R-0h | | | R-0/W1S-0h | | R-0/W1S-0h | | R-0h | |

Table 24-17. GINTFRC Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|---------|-------|---|
| 31-5 | RESERVED | R | 0h | Reserved |
| 4 | RESERVED | R-0/W1S | 0h | Reserved |
| 3 | RESERVED | R-0/W1S | 0h | Reserved |
| 2 | SIGGEN0_FILL | R-0/W1S | 0h | 0: No effect 1: set SIGGEN0_FILL flag bit. Reset type: SYSRSn |
| 1 | SIGGEN0_DONE | R-0/W1S | 0h | 0: No effect 1: set SIGGEN0_DONE flag bit. Reset type: SYSRSn |
| 0 | RESERVED | R | 0h | Reserved |

24.8.2.11 CLKDIV0_CTL0 Register (Offset = 18h) [Reset = 00000000h]

CLKDIV0_CTL0 is shown in [Figure 24-18](#) and described in [Table 24-18](#).

Return to the [Summary Table](#).

Clock divider 0's control register 0

Figure 24-18. CLKDIV0_CTL0 Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | | | CLKSTOP | |
| R-0h | | | | | | | | | | | | | | R/W-0h | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | PRD | |
| R-0h | | | | | | | | | | | | | | R/W-0h | |

Table 24-18. CLKDIV0_CTL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-19 | RESERVED | R | 0h | Reserved |
| 18-16 | CLKSTOP | R/W | 0h | Determines on which of the CLKOUTs edge clock generation is stopped following a clear of SIGGEN0_CTL0.EN. 000 : Stop on CLKOUT0 010 : Stop on CLKOUT1 100 : Stop on CLKOUT2 110 : Stop on CLKOUT3 Reset type: SYSRSn |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | PRD | R/W | 0h | Clock divider period: Clock divider counter counts up to period (PRD) and snaps back to 0. Reset type: SYSRSn |

24.8.2.12 CLKDIV0_CLKOFFSET Register (Offset = 1Eh) [Reset = 00000000h]

CLKDIV0_CLKOFFSET is shown in [Figure 24-19](#) and described in [Table 24-19](#).

[Return to the Summary Table.](#)

Clock divider 0's clock offset value

Figure 24-19. CLKDIV0_CLKOFFSET Register

| | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|------------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CLK3OFFSET | | | | | | | | CLK2OFFSET | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLK1OFFSET | | | | | | | | CLK0OFFSET | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | |

Table 24-19. CLKDIV0_CLKOFFSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 31-24 | CLK3OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 3 (CLKOUT3) is delayed. Reset type: SYSRSn |
| 23-16 | CLK2OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 2 (CLKOUT2) is delayed. Reset type: SYSRSn |
| 15-8 | CLK1OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 1 (CLKOUT1) is delayed. Reset type: SYSRSn |
| 7-0 | CLK0OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 0 (CLKOUT0) is delayed. Reset type: SYSRSn |

24.8.2.13 CLKDIV1_CTL0 Register (Offset = 24h) [Reset = 00000000h]

CLKDIV1_CTL0 is shown in [Figure 24-20](#) and described in [Table 24-20](#).

Return to the [Summary Table](#).

Clock divider 1's control register 0

Figure 24-20. CLKDIV1_CTL0 Register

| | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | | | | | | CLKSTOP | | | |
| R-0h | | | | | | | | | | | | R/W-0h | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | PRD | | | |
| R-0h | | | | | | | | | | | | R/W-0h | | | |

Table 24-20. CLKDIV1_CTL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|----------|------|-------|---|
| 31-19 | RESERVED | R | 0h | Reserved |
| 18-16 | CLKSTOP | R/W | 0h | Determines on which of the CLKOUTs edge clock generation is stopped following a clear of SIGGEN1_CTL0.EN. 000 : Stop on CLKOUT0 010 : Stop on CLKOUT1 100 : Stop on CLKOUT2 110 : Stop on CLKOUT3 Reset type: SYSRSn |
| 15-8 | RESERVED | R | 0h | Reserved |
| 7-0 | PRD | R/W | 0h | Clock divider period: Clock divider counter counts up to period (PRD) and snaps back to 0. Reset type: SYSRSn |

24.8.2.14 CLKDIV1_CLKOFFSET Register (Offset = 2Ah) [Reset = 0000000h]

CLKDIV1_CLKOFFSET is shown in [Figure 24-21](#) and described in [Table 24-21](#).

[Return to the Summary Table.](#)

Clock divider 1's clock offset value

Figure 24-21. CLKDIV1_CLKOFFSET Register

| | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|------------|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CLK3OFFSET | | | | | | | | CLK2OFFSET | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLK1OFFSET | | | | | | | | CLK0OFFSET | | | | | | | |
| R/W-0h | | | | | | | | R/W-0h | | | | | | | |

Table 24-21. CLKDIV1_CLKOFFSET Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|------------|------|-------|---|
| 31-24 | CLK3OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 3 (CLKOUT3) is delayed. Reset type: SYSRSn |
| 23-16 | CLK2OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 2 (CLKOUT2) is delayed. Reset type: SYSRSn |
| 15-8 | CLK1OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 1 (CLKOUT1) is delayed. Reset type: SYSRSn |
| 7-0 | CLK0OFFSET | R/W | 0h | Number of source clock cycles by which the divided clock output 0 (CLKOUT0) is delayed. Reset type: SYSRSn |

24.8.2.15 SIGGEN0_CTL0 Register (Offset = 30h) [Reset = 00000000h]

SIGGEN0_CTL0 is shown in [Figure 24-22](#) and described in [Table 24-22](#).

Return to the [Summary Table](#).

Signal generator 0's control register 0

Figure 24-22. SIGGEN0_CTL0 Register

| | | | | | | | |
|-----------|--------|--------|--------|----|----|----|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| BITLENGTH | | | | | | | |
| R/W-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | BROUT | BRIN | EN | | | | MODE |
| R-0h | R/W-0h | R/W-0h | R/W-0h | | | | R/W-0h |

Table 24-22. SIGGEN0_CTL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|-----------|------|-------|---|
| 31-24 | RESERVED | R | 0h | Reserved |
| 23-16 | BITLENGTH | R/W | 0h | Defines the number bits which participates in the shift rotate operations. Reset type: SYSRSn |
| 15-7 | RESERVED | R | 0h | Reserved |
| 6 | BROUT | R/W | 0h | 0 : No bit reversal on data output from data transform block 1 : Perform bit reversal on data output from data transform block Reset type: SYSRSn |
| 5 | BRIN | R/W | 0h | 0 : No bit reversal on data input of data transform block 1 : Perform bit reversal on data input of data transform block Reset type: SYSRSn |
| 4 | EN | R/W | 0h | 0 : Signal generator is disabled. 1 : Signal generator is enabled, signal generator functions as per the mode definition. Reset type: SYSRSn |

Table 24-22. SIGGEN0_CTL0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|--|
| 3-0 | MODE | R/W | 0h | <p>0 : BIT_BANG mode, The value written into DATA0 and DATA1 registers appear on the signal generator outputs as is.</p> <p>1 : SHIFT_RIGHT_ONCE mode, The data value written into (DATA1,DATA0) registers are shifted right by 1 on every clock. Shifting operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>2 : ROTATE_RIGHT_ONCE, The data value written into (DATA1,DATA0) registers are rotated right by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>3 : ROTATE_RIGHT_REPEAT, The data value written into (DATA1,DATA0) registers are rotated right by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations continue until SIGGEN0_CTL0.EN bit is cleared.</p> <p>4 : SHIFT_LEFT_ONCE mode, The data value written into (DATA1,DATA0) registers are shifted left by 1 on every clock. Shifting operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>5 : ROTATE_LEFT_ONCE, The data value written into (DATA1,DATA0) registers are rotated left by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>6 : ROTATE_LEFT_REPEAT, The data value written into (DATA1,DATA0) registers are rotated left by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations continue until SIGGEN0_CTL0.EN bit is cleared.</p> <p>7 : SHIFT_RIGHT_REPEAT mode, The data value written into (DATA1,DATA0) registers are shifted right by 1 on every clock. Shifting operations stops when SIGGEN0_CTL0.EN bit is cleared.</p> <p>8 : SHIFT_LEFT_REPEAT mode, The data value written into (DATA1,DATA0) registers are shifted left by 1 on every clock. Shifting operations stops when SIGGEN0_CTL0.EN bit is cleared.</p> <p>Reset type: SYSRSn</p> |

24.8.2.16 SIGGEN0_CTL1 Register (Offset = 32h) [Reset = 00000000h]

SIGGEN0_CTL1 is shown in [Figure 24-23](#) and described in [Table 24-23](#).

Return to the [Summary Table](#).

Signal generator 0's control register 1

Figure 24-23. SIGGEN0_CTL1 Register

| | | | | | | | | | | | | | | | |
|--------------|----|----------|----|----|----|----|----|----|----|----|----|----|----|-------------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DATA63_INSEL | | RESERVED | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | | | | | | | | DATA0_INSEL | |
| R-0h | | | | | | | | | | | | | | | |

Table 24-23. SIGGEN0_CTL1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-------|--------------|------|-------|---|
| 31-28 | DATA63_INSEL | R/W | 0h | Source input of bit 63 of Data register. If 0 delects DATA_NEXT[63] else, selects one of the EPGIN inputs. This provides the ability to capture the data. 0x0 : DATA_NEXT[63] 0x1 : EPGIN0 0x2 : EPGIN1 0x3 : EPGIN2 0x4 : EPGIN3 0x5 : EPGIN4 0x6 : EPGIN5 0x7 : EPGIN6 0x8 : EPGIN7 0x9-0xF : 0 Reset type: SYSRSn |
| 27-4 | RESERVED | R | 0h | Reserved |
| 3-0 | DATA0_INSEL | R/W | 0h | Source input of bit 0 of Data register. If 0 delects DATA_NEXT[0] else, selects one of the EPGIN inputs. This provides the ability to capture the data. 0x0 : DATA_NEXT[0] 0x1 : EPGIN0 0x2 : EPGIN1 0x3 : EPGIN2 0x4 : EPGIN3 0x5 : EPGIN4 0x6 : EPGIN5 0x7 : EPGIN6 0x8 : EPGIN7 0x9-0xF : 0 Reset type: SYSRSn |

24.8.2.17 SIGGEN0_DATA0 Register (Offset = 38h) [Reset = 00000000h]

SIGGEN0_DATA0 is shown in [Figure 24-24](#) and described in [Table 24-24](#).

Return to the [Summary Table](#).

Signal generator 0's data register 0

Figure 24-24. SIGGEN0_DATA0 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGGEN_DATA0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 24-24. SIGGEN0_DATA0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-0 | SIGGEN_DATA0 | R/W | 0h | Data used in signal bit stream. {SIGGEN_DATA1,SIGGEN_DATA0} together constitutes a 64 bit data stream, which are modified as per the SIGGENx_CTL0.MODE configuration. Reset type: SYSRSn |

24.8.2.18 SIGGEN0_DATA1 Register (Offset = 3Ah) [Reset = 00000000h]

SIGGEN0_DATA1 is shown in [Figure 24-25](#) and described in [Table 24-25](#).

Return to the [Summary Table](#).

Signal generator 0's data register 1

Figure 24-25. SIGGEN0_DATA1 Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGGEN_DATA1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 24-25. SIGGEN0_DATA1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-0 | SIGGEN_DATA1 | R/W | 0h | Data used in signal bit stream. {SIGGEN_DATA1,SIGGEN_DATA0} together constitutes a 64 bit data stream, which are modified as per the SIGGENx_CTL0.MODE configuration. Reset type: SYSRSn |

24.8.2.19 SIGGEN0_DATA0_ACTIVE Register (Offset = 3Ch) [Reset = 00000000h]

SIGGEN0_DATA0_ACTIVE is shown in [Figure 24-26](#) and described in [Table 24-26](#).

Return to the [Summary Table](#).

Signal generator 0's data active register 0

Figure 24-26. SIGGEN0_DATA0_ACTIVE Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGEN_DATA0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 24-26. SIGGEN0_DATA0_ACTIVE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-------------|------|-------|---|
| 31-0 | SIGEN_DATA0 | R | 0h | This is the lower 32 bits of the 64 bit active register (used in data transformation) Reset type: SYSRSn |

24.8.2.20 SIGGEN0_DATA1_ACTIVE Register (Offset = 3Eh) [Reset = 00000000h]

SIGGEN0_DATA1_ACTIVE is shown in [Figure 24-27](#) and described in [Table 24-27](#).

Return to the [Summary Table](#).

Signal generator 0's data active register 1

Figure 24-27. SIGGEN0_DATA1_ACTIVE Register

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIGGEN_DATA1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| R-0h | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 24-27. SIGGEN0_DATA1_ACTIVE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|--------------|------|-------|---|
| 31-0 | SIGGEN_DATA1 | R | 0h | This is the upper 32 bits of the 64 bit active register (used in data transformation) Reset type: SYSRSn |

24.8.3 EPG_MUX_REGS Registers

Table 24-28 lists the memory-mapped registers for the EPG_MUX_REGS registers. All register offset addresses not listed in **Table 24-28** should be considered as reserved locations and the register contents should not be modified.

Table 24-28. EPG_MUX_REGS Registers

| Offset | Acronym | Register Name | Write Protection | Section |
|--------|----------------|--------------------------------|------------------|---------|
| 0h | EPGMXSEL0 | EPG Mux select register 0 | Go | |
| Ch | EPGMXSELLOCK | EPG Mux select register lock | Go | |
| Eh | EPGMXSELCOMMIT | EPG Mux select register commit | Go | |

Complex bit access types are encoded to fit into small table cells. **Table 24-29** shows the codes that are used for access types in this section.

Table 24-29. EPG_MUX_REGS Access Type Codes

| Access Type | Code | Description |
|--------------------------|------------|--|
| Read Type | | |
| R | R | Read |
| Write Type | | |
| W | W | Write |
| WSonce | W Sonce | Write Set once |
| Reset or Default Value | | |
| -n | | Value after reset or the default value |
| Register Array Variables | | |
| i,j,k,l,m,n | | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. |
| y | | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |

24.8.3.1 EPGMXSEL0 Register (Offset = 0h) [Reset = 00000000h]

EPGMXSEL0 is shown in Figure 24-28 and described in Table 24-30.

Return to the [Summary Table](#).

EPG Mux select register 0

Figure 24-28. EPGMXSEL0 Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SEL31 | SEL30 | SEL29 | SEL28 | SEL27 | SEL26 | SEL25 | SEL24 |
| R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| SEL23 | SEL22 | SEL21 | SEL20 | SEL19 | SEL18 | SEL17 | SEL16 |
| R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SEL15 | SEL14 | SEL13 | SEL12 | SEL11 | SEL10 | SEL9 | SEL8 |
| R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SEL7 | SEL6 | SEL5 | SEL4 | SEL3 | SEL2 | SEL1 | SEL0 |
| R/W-0h |

Table 24-30. EPGMXSEL0 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|-----|-------|------|-------|---|
| 31 | SEL31 | R/W | 0h | 0: DATAIN[31] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn |
| 30 | SEL30 | R/W | 0h | 0: DATAIN[30] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn |
| 29 | SEL29 | R/W | 0h | 0: DATAIN[29] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn |
| 28 | SEL28 | R/W | 0h | 0: DATAIN[28] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn |
| 27 | SEL27 | R/W | 0h | 0: DATAIN[27] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn |
| 26 | SEL26 | R/W | 0h | 0: DATAIN[26] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn |
| 25 | SEL25 | R/W | 0h | 0: DATAIN[25] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn |
| 24 | SEL24 | R/W | 0h | 0: DATAIN[24] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn |
| 23 | SEL23 | R/W | 0h | 0: DATAIN[23] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn |
| 22 | SEL22 | R/W | 0h | 0: DATAIN[22] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn |

Table 24-30. EPGMXSEL0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|---|
| 21 | SEL21 | R/W | 0h | 0: DATAIN[21] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn |
| 20 | SEL20 | R/W | 0h | 0: DATAIN[20] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn |
| 19 | SEL19 | R/W | 0h | 0: DATAIN[19] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn |
| 18 | SEL18 | R/W | 0h | 0: DATAIN[18] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn |
| 17 | SEL17 | R/W | 0h | 0: DATAIN[17] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn |
| 16 | SEL16 | R/W | 0h | 0: DATAIN[16] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn |
| 15 | SEL15 | R/W | 0h | 0: DATAIN[15] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn |
| 14 | SEL14 | R/W | 0h | 0: DATAIN[14] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn |
| 13 | SEL13 | R/W | 0h | 0: DATAIN[13] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn |
| 12 | SEL12 | R/W | 0h | 0: DATAIN[12] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn |
| 11 | SEL11 | R/W | 0h | 0: DATAIN[11] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn |
| 10 | SEL10 | R/W | 0h | 0: DATAIN[10] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn |
| 9 | SEL9 | R/W | 0h | 0: DATAIN[9] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn |
| 8 | SEL8 | R/W | 0h | 0: DATAIN[8] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn |
| 7 | SEL7 | R/W | 0h | 0: DATAIN[7] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn |
| 6 | SEL6 | R/W | 0h | 0: DATAIN[6] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn |
| 5 | SEL5 | R/W | 0h | 0: DATAIN[5] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn |

Table 24-30. EPGMXSEL0 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
|------------|--------------|-------------|--------------|--|
| 4 | SEL4 | R/W | 0h | 0: DATAIN[4] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn |
| 3 | SEL3 | R/W | 0h | 0: DATAIN[3] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn |
| 2 | SEL2 | R/W | 0h | 0: DATAIN[2] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn |
| 1 | SEL1 | R/W | 0h | 0: DATAIN[1] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn |
| 0 | SEL0 | R/W | 0h | 0: DATAIN[0] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn |

24.8.3.2 EPGMXSELLOCK Register (Offset = Ch) [Reset = 00000000h]

EPGMXSELLOCK is shown in [Figure 24-29](#) and described in [Table 24-31](#).

Return to the [Summary Table](#).

EPG Mux select register lock

Figure 24-29. EPGMXSELLOCK Register

| | | | | | | | |
|----------|----|----|----|----|----|----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | EPGMXSEL0 |
| R-0h | | | | | | R/W-0h | R/W-0h |

Table 24-31. EPGMXSELLOCK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R/W | 0h | Reserved |
| 0 | EPGMXSEL0 | R/W | 0h | 0: Writes to EPGMXSEL0 registers are allowed. 1: Writes to EPGMXSEL0 registers are not allowed. Reset type: SYSRSn |

24.8.3.3 EPGMXSELCOMMIT Register (Offset = Eh) [Reset = 00000000h]

EPGMXSELCOMMIT is shown in [Figure 24-30](#) and described in [Table 24-32](#).

Return to the [Summary Table](#).

EPG Mux select register commit

Figure 24-30. EPGMXSELCOMMIT Register

| | | | | | | | |
|----------|----|----|----|----|----|------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | | | | | | | |
| R-0h | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | RESERVED | EPGMXSEL0 |
| R-0h | | | | | | R/WSonc-0h | R/WSonc-0h |

Table 24-32. EPGMXSELCOMMIT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|-----------|---------|-------|--|
| 31-2 | RESERVED | R | 0h | Reserved |
| 1 | RESERVED | R/WSonc | 0h | Reserved |
| 0 | EPGMXSEL0 | R/WSonc | 0h | 0: Writes to EPGMXSELLOCK.EPGMXSEL12 field is allowed. 1: Writes to EPGMXSELLOCK.EPGMXSEL12 field is not allowed. Reset type: SYSRSn |

24.8.4 EPG Registers to Driverlib Functions

Table 24-33. EPG Registers to Driverlib Functions

| File | Driverlib Function |
|----------------|---------------------------|
| GCTL0 | |
| epg.h | EPG_enableGlobal |
| epg.h | EPG_disableGlobal |
| epg.h | EPG_selectEPOGOutput |
| GCTL1 | |
| epg.h | EPG_selectSigGenClkSource |
| GCTL2 | |
| epg.h | EPG_selectClkOutput |
| GCTL3 | |
| epg.h | EPG_selectSignalOutput |
| LOCK | |
| epg.h | EPG_lockReg |
| epg.h | EPG_releaseLockReg |
| COMMIT | |
| epg.h | EPG_commitRegLock |
| GINTSTS | |
| epg.h | EPG_getInterruptStatus |

Table 24-33. EPG Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-----------------------------|----------------------------|
| GINTEN | |
| epg.h | EPG_enableInterruptFlag |
| epg.h | EPG_disableInterruptFlag |
| GINTCLR | |
| epg.h | EPG_clearInterruptFlag |
| GINTFRC | |
| epg.h | EPG_forceInterruptFlag |
| CLKDIV0_CTL0 | |
| epg.h | EPG_setClkGenPeriod |
| epg.h | EPG_setClkGenStopEdge |
| CLKDIV0_CLKOFFSET | |
| epg.h | EPG_setClkGenOffset |
| CLKDIV1_CTL0 | |
| - | See CLKDIV0_CTL0 |
| CLKDIV1_CLKOFFSET | |
| - | See CLKDIV0_CLKOFFSET |
| SIGGEN0_CTL0 | |
| epg.h | EPG_enableSignalGen |
| epg.h | EPG_disableSignalGen |
| epg.h | EPG_setSignalGenMode |
| epg.h | EPG_enableBitRevOnDataIn |
| epg.h | EPG_disableBitRevOnDataIn |
| epg.h | EPG_enableBitRevOnDataOut |
| epg.h | EPG_disableBitRevOnDataOut |
| epg.h | EPG_setDataBitLen |
| SIGGEN0_CTL1 | |
| epg.h | EPG_setData0In |
| epg.h | EPG_setData63In |
| SIGGEN0_DATA0 | |
| epg.h | EPG_setData0Word |
| epg.h | EPG_getData0ActiveReg |
| SIGGEN0_DATA1 | |
| epg.h | EPG_setData1Word |
| epg.h | EPG_getData1ActiveReg |
| SIGGEN0_DATA0_ACTIVE | |
| epg.h | EPG_getData0ActiveReg |
| SIGGEN0_DATA1_ACTIVE | |
| epg.h | EPG_getData1ActiveReg |
| MXSEL0 | |
| epg.c | EPG_selectEPGDataOut |
| MXSELLOCK | |
| epg.h | EPG_lockMXSelReg |
| epg.h | EPG_releaseLockMXSelReg |
| MXSELCOMMIT | |

Table 24-33. EPG Registers to Driverlib Functions (continued)

| File | Driverlib Function |
|-------|------------------------|
| epg.h | EPG_commitMXSelRegLock |

Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from July 3, 2023 to May 17, 2024 (from Revision A (July 2023) to Revision B (May 2024))

| | Page |
|--|------|
| • Added Section 3.1.2 | 69 |
| • Changed OSCCLK cycles to INTOSC1 cycles in Section 4.9.3 | 128 |
| • Changed OSCCLK cycles to INTOSC1 cycles in Section 4.9.4 | 128 |
| • Changed Section 9.4 | 658 |
| • Changed Section 9.4 | 1043 |
| • Added Figure 14-83 | 1426 |
| • Changed Figure 18-3 | 1818 |
| • Changed Table 18-3 | 1818 |
| • Changed Figure 19-18 | 1999 |
| • Changed Figure 21-10 | 2094 |
| • Added second paragraph and formula in Section 23.3.1.5.2 | 2198 |

This page intentionally left blank.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated