





TEXAS INSTRUMENTS

TMP300 SBOS335F – JUNE 2005 – REVISED JANUARY 2023


# TMP300 1.8-V, Resistor-Programmable Temperature Switch and Analog Out Temperature Sensor in SC70

### 1 Features

- Accuracy: ±1°C (typical at +25°C)
- Programmable trip point
- Programmable hysteresis: 5°C/10°C
- · Open-drain outputs
- Low power: 110 µA (maximum)
- Wide voltage range: +1.8 V to +18 V
- Temperature range: -40°C to +125°C
- Analog out: 10mV/°C
- SC70-6 and SOT23-6 packages

### 2 Applications

- · Power-supply systems
- DC-DC modules
- Thermal monitoring
- Electronic protection systems



## **3 Description**


The TMP300 is a low-power, resistor-programmable, digital output temperature switch. The device allows a threshold point to be set by adding an external resistor. Two levels of hysteresis are available. The TMP300 has a  $V_{TEMP}$  analog output that can be used as a testing point or in temperature-compensation loops.

Available in two micropackages with proven thermal characteristics, low current consumption, and a supply voltage as low as 1.8 V, the TMP300 is designed for power-sensitive systems that require simple and reliable thermal management.

Package Information	(1	)
---------------------	----	---

PART NUMBER	PACKAGE	BODY SIZE (NOM)							
TMP300	SOT-23 (6)	2.90 mm × 1.60 mm							
	SC70 (6)	2.00 mm × 1.25 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.



NOTE: Thinfilm resistor with approximately 10% accuracy; however, this accuracy error is trimmed out at the factory. **Application Schematic** 



## **Table of Contents**


1 Features	1	7 Detailed Description	8
2 Applications	1	7.1 Overview.	8
3 Description		7.2 Feature Description	8
4 Revision History	2	8 Device and Documentation Support	.12
5 Pin Configuration and Functions		8.1 Receiving Notification of Documentation Updates	12
6 Specifications	4	8.2 Support Resources	12
6.1 Absolute Maximum Ratings		8.3 Trademarks	
6.2 ESD Ratings		8.4 Electrostatic Discharge Caution	
6.3 Electrical Characteristics		8.5 Glossary	12
6.4 Typical Characteristics	<mark>6</mark>	9 Mechanical, Packaging, and Orderable Information	

## **4 Revision History**

С	hanges from Revision E (December 2018) to Revision F (January 2023) Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document
•	Added parameter to the Absolute Maximum Ratings table: input current into any pin
c	hanges from Revision D (January 2016) to Revision E (December 2018) Page
•	Added Pin Configuration and Functions section
С	hanges from Revision C (January 2011) to Revision D (January 2016) Page
•	Added Device Information table, ESD Ratings table, Feature Description section, Device and Documentation         Support section, and Mechanical, Packaging, and Orderable Information section
С	hanges from Revision B (November 2008) to Revision C (January 2011) Page
•	Deleted second sentence from Description section



## **5** Pin Configuration and Functions



### Figure 5-1. DCK and DBV Package 6-Pin SOT-23 and SC70 Top View

#### Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
T <sub>SET</sub>	1	I	Temperature set pin. Connects to a resistor to set the trip point				
GND	2	_	Ground				
OUT	3	0	Trip output				
HYST <sub>SET</sub>	4	I	Hysteresis Set. Connect to Ground for 5°C hysteresis or connect to V+ for 10°C hysteresis				
V <sub>TEMP</sub>	5	I	Analog Temperature output				
V+	6	0	Supply voltage: 1.8 V to 18 V				



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V+	Supply voltage		+18	V
	Signal input pins, voltage <sup>(2)</sup>	-0.5	(V+) + 0.5	V
	Signal input pins, current <sup>(2)</sup>	-10	10	mA
	Input current into any pin		10	mA
I <sub>SC</sub>	Output short-circuit <sup>(3)</sup>	Con	tinuous	
	Open-drain output		(V+) + 0.5	V
T <sub>A</sub>	Functional temperature	-40	+150	°C
T <sub>stg</sub>	Storage temperature	-55	+150	°C
TJ	Junction temperature		+150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Short-circuit to ground.

### 6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM)	±4000	V	
V <sub>(ESD)</sub>	Electrostatic discriarge	Charged-device model (CDM)	±1000	v	



### **6.3 Electrical Characteristics**

					TMP300						
PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup> TYP <sup>(1)</sup> MAX <sup>(1)</sup>			MIN	UNIT				
ГЕМ	PERATURE MEASU	IREMENT				I	I				
				V <sub>S</sub> = 2.35 V to 18 V	-40		+125	-40		+125	
	Measurement rang	e	V <sub>S</sub> = 1.8 V to 2.35 V	-40		100 × (V <sub>S</sub> – 0.95)	-40		100 × (V <sub>S</sub> – 0.95)	°C	
<b>FRIP</b>	POINT										
	Total accuracy		$T_A = -40^{\circ}C$ to $+125^{\circ}C$		±2	±4 <sup>(3)</sup>		±2	±6	°C	
	R <sub>SET</sub> equation		T <sub>C</sub> is in °C		R <sub>SET</sub> = 10	) (50 + T <sub>C</sub> )/3		R <sub>SET</sub> = 10	) (50 + T <sub>C</sub> )/3	kΩ	
HYS	TERESIS SET INPU	т									
	LOW threshold					0.4			0.4	V	
	HIGH threshold			V <sub>S</sub> - 0.4			$V_{\rm S} - 0.4$			V	
	Therebyll		HYST <sub>SET</sub> = GND		5			5			
	Threshold hysteres	SIS	HYST <sub>SET</sub> = V <sub>S</sub>		10			10		°C	
DIGI	TAL OUTPUT										
	Logic family				CMOS			CMOS			
	Open-drain leakag	e current	OUT = V <sub>S</sub>			10			10	μA	
V <sub>OL</sub>	Logic levels		$V_{\rm S}$ = 1.8 V to 18 V, I <sub>SINK</sub> = 5 mA			0.3			0.3	V	
ANA	LOG OUTPUT										
	Accuracy				±2	±3		±2	±5	°C	
	Temperature sensi	tivity			10			10		mV/°0	
	Output voltage		T <sub>A</sub> = +25°C	720	750	780	720	750	780	mV	
	V <sub>TEMP</sub> pin output re	esistance			210			210		kΩ	
POW	ER SUPPLY					I			I		
l <sub>Q</sub>	Quiescent current <sup>(2</sup>	2)	$V_{S} = 1.8 V \text{ to } 18 V,$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			110			110	μA	
тем	PERATURE RANGE					I					
			V <sub>S</sub> = 2.35 V to 18 V	-40		+125	-40		+125		
Ŧ	Specified range		V <sub>S</sub> = 1.8 V to 2.35 V	-40		100 × (V <sub>S</sub> – 0.95)	-40		100 × (V <sub>S</sub> – 0.95)	•	
T <sub>A</sub>			V <sub>S</sub> = 2.35 V to 18 V	-40		+150	-40		+150	°C	
	Functional range <sup>(4)</sup>		V <sub>S</sub> = 1.8 V to 2.35 V	-50		100 × (V <sub>S</sub> – 0.95)	-50		100 × (V <sub>S</sub> – 0.95)		
<u>_</u>	Thermal	SC70			250			250		00.04	
$\theta_{JA}$	resistance	SOT23-6			180			180	80	°C/W	

At V<sub>S</sub> = 3.3 V and T<sub>A</sub> =  $-40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise noted.

100% of production is tested at  $T_A$  = +85°C. Specifications over temperature range are ensured by design. See Figure 6-1 for typical quiescent current. (1)

(2)


(-) (3) (4) Shaded cells indicate characteristic performance difference.

The TMP300 is functional over this range and no indication of performance is implied.




### 6.4 Typical Characteristics

At  $V_S$  = 5 V, unless otherwise noted.









(2)

### 7 Detailed Description

### 7.1 Overview

The TMP300 is a thermal sensor designed for overtemperature protection circuits in electronic systems. The TMP300 uses a set resistor to program the trip temperature of the digital output. An additional high-impedance (210 k $\Omega$ ) analog voltage output provides the temperature reading.

### 7.2 Feature Description

#### 7.2.1 Calculating R<sub>SET</sub>

The set resistor ( $R_{SET}$ ) provides a threshold voltage for the comparator input. The TMP300 trips when the V<sub>TEMP</sub> pin exceeds the T<sub>SET</sub> voltage. The value of the set resistor is determined by the analog output function and the 3-µA internal bias current.

To set the TMP300 to trip at a preset value, calculate the R<sub>SET</sub> resistor value according to Equation 1 or Equation 2:

$$R_{SET} = \frac{(T_{SET} \times 0.01 + 0.5)}{3e^{-6}}$$
(1)

where

T<sub>SET</sub> is in °C; or

$$R_{SET} \text{ in } k\Omega = \frac{10(50 + T_{SET})}{3}$$

where

• T<sub>SET</sub> is in °C.

#### 7.2.2 Using $V_{\text{TEMP}}$ to Trip the Digital Output

The analog voltage output can also serve as a voltage input that forces a trip of the digital output to simulate a thermal event. This simulation facilitates easy system design and test of thermal safety circuits, as shown in Figure 7-1.




Figure 7-1. Applying Voltage to Trip Digital Output



#### 7.2.3 Analog Temperature Output

The analog out or  $V_{TEMP}$  pin is high-impedance (210 k $\Omega$ ). Avoid loading this pin to prevent degrading the analog out value or trip point. Buffer the output of this pin when used for direct thermal measurement. Figure 7-2 shows buffering of the analog output signal.




Figure 7-2. Buffering the Analog Output Signal

#### 7.2.4 Using a DAC to Set the Trip Point

The trip point is easily converted by changing the digital-to-analog converter (DAC) code. This technique can be useful for control loops where a large thermal mass is being brought up to the set temperature and the  $\overline{OUT}$  pin is used to control the heating element. The analog output can be monitored in a control algorithm that adjusts the set temperature to prevent overshoot. Figure 7-3 shows the trip set voltage error versus temperature, which shows error in °C of the comparator input over temperature. Figure 7-4 shows an alternative method of setting the trip point by using a DAC.




Figure 7-3. Trip Set Voltage Error vs Temperature







Figure 7-4. DAC Generates the Voltage-Driving T<sub>SET</sub> Pin

#### 7.2.5 Hysteresis

The hysteresis pin has two settings. Grounding  $HYST_{SET}$  results in 5°C of hysteresis. Connecting  $HYST_{SET}$  to  $V_S$  results in 10°C of hysteresis. Figure 7-5 and Figure 7-6 show the hysteresis error variation over temperature.





Use bypass capacitors on the supplies as well as on the  $R_{SET}$  and analog out ( $V_{TEMP}$ ) pins when in noisy environments, as shown in Figure 7-7. These capacitors reduce premature triggering of the comparator.




Figure 7-7. Bypass Capacitors Prevent Early Comparator Toggling Due to Circuit Board Noise



## 8 Device and Documentation Support

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TMP300AIDBVR	NRND	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T300	
TMP300AIDCKR	NRND	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BPN	
TMP300BIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DUDC	Samples
TMP300BIDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QWL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMP300 :

• Automotive : TMP300-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

\*All dimensions are nominal

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP300AIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMP300AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TMP300BIDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMP300BIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Feb-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP300AIDBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TMP300AIDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TMP300BIDBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TMP300BIDCKR	SC70	DCK	6	3000	200.0	183.0	25.0

# **DBV0006A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **DCK0006A**



# **PACKAGE OUTLINE**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
   Falls within JEDEC MO-203 variation AB.




# **DCK0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DCK0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated