

Inverting Dual-Supply to Single-Supply Amplifier Circuit




Design Goals

Input		Output		Supply			
V_{iMin}	V_{iMax}	V_{oMin}	V_{oMax}	V_{cc}	V_{ee}	V_{dd}	V_{ref}
-10 V	+10 V	+0.2 V	+4.8 V	+15 V	-15 V	+5 V	+4.096 V

Design Description

This inverting dual-supply to single-supply amplifier translates a ± 10 V signal to a 0 V to 5 V signal for use with an ADC. Levels can easily be adjusted using the given equations. The buffer can be replaced with other ± 15 V configurations to accommodate the desired input signal, as long as the output of the first stage is low impedance.



Design Notes

1. Observe common-mode limitations of the input buffer.
2. A high-impedance source will alter the gain characteristics of U_2 if buffer amplifier U_1 is not used.
3. R_6 provides a path to ground for the output of U_1 if the ± 15 V supplies come up before the 5 V supply. This limits the voltage at the inverting pin of U_2 through the voltage divider created by R_1 , R_2 , and R_6 and prevents damage to U_2 as well as to any converter that may be connected to its output. To best protect the devices a transient voltage suppressor (TVS) should be used at the power pins of U_2 .
4. A capacitor across R_5 will help filter V_{ref} and provide a cleaner V_{shift} .

Design Steps

The transfer function for this circuit follows:

$$V_o = -\frac{R_2}{R_1} \times V_i + \left(1 + \frac{R_2}{R_1}\right) \times V_{\text{shift}}$$

1. Set the gain of the amplifier.

$$\frac{\Delta V_o}{\Delta V_i} = \frac{V_{o\text{Max}} - V_{o\text{Min}}}{V_{i\text{Max}} - V_{i\text{Min}}} = \frac{4.8\text{ V} - 0.2\text{ V}}{10\text{ V} - (-10\text{ V})} = 0.23$$

$$\frac{\Delta V_o}{\Delta V_i} = \frac{R_2}{R_1}$$

$$R_2 = 0.23 \times R_1$$

Choose $R_1 = 100\text{k}\Omega$ (standard value)

$R_2 = 23\text{k}\Omega$ (for standard values use $22\text{k}\Omega$ and $1\text{k}\Omega$ in series)

2. Set V_{shift} to translate the signal to single supply.

At midscale, $V_{\text{in}} = 0\text{V}$

$$\text{Then } V_o = \left(1 + \frac{R_2}{R_1}\right) \times V_{\text{shift}}$$

$$V_{\text{shift}} = \frac{V_o}{\left(1 + \frac{R_2}{R_1}\right)} = \frac{2.5\text{V}}{1.23} = 2.033\text{V}$$

3. Select resistors for reference voltage divider to achieve V_{shift} .

$$V_{\text{ref}} = 4.096\text{V}$$

$$V_{\text{shift}} = V_{\text{ref}} \times \frac{R_5}{(R_3 + R_4) + R_5}$$

$$\frac{V_{\text{shift}}}{V_{\text{ref}}} = \frac{2.033\text{V}}{4.096\text{V}} = \frac{R_5}{(R_3 + R_4) + R_5}$$

$$R_3 + R_4 = 1.0161 \times R_5$$

Select a standard value for R_5

$$R_5 = 10\text{k}\Omega$$

$$R_3 + R_4 = 10.161\text{k}\Omega$$

$$R_3 = 10\text{k}\Omega$$

$$R_4 = 162\Omega \text{ (standard 1\% value)}$$


4. Large feedback resistors can interact with the input capacitance and cause instability. Choose C_1 to add a pole to the transfer function to counteract this. The pole must be lower in frequency than the effective bandwidth of the op amp.

$$C_1 = 43\text{pF}$$


$$f_p = \frac{1}{2\pi \times R_2 \times C_1} = 160.3\text{kHz}$$

Design Simulations


DC Simulation Results



AC Simulation Results



Transient Simulation Results



Design References

See [Analog Engineer's Circuit Cookbooks](#) for TI's comprehensive circuit library.

See TINA-TI™ circuit simulation file, [SBOMAT9](#).

See [TIPD148](#).

Design Featured Op Amp

OPA376	
V_{SS}	2.2 V to 5.5 V
V_{inCM}	V_{ee} to $V_{cc}-1.3$ V
V_{out}	Rail-to-rail
V_{os}	5 μ V
I_q	760 μ A/Ch
I_b	0.2 pA
UGBW	5.5 MHz
SR	2 V/ μ s
#Channels	1, 2, and 4
OPA376	

Design Featured Op Amp

OPA140	
V_{SS}	4.5 V to 36 V
V_{inCM}	$V_{ee}-0.1$ V to $V_{cc}-3.5$ V
V_{out}	Rail-to-rail
V_{os}	30 μ V
I_q	1.8 mA/Ch
I_b	± 0.5 pA
UGBW	11 MHz
SR	20 V/ μ s
#Channels	1, 2, and 4
OPA140	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated