

## 1-A, Positive Fixed Voltage, Low-Dropout Regulator

### FEATURES

- **1.5% Typical Accuracy**
- **Low  $I_Q$ : 100  $\mu$ A (max)**
  - **500 times lower than standard 1117 devices**
- **$V_{IN}$ : 2.0 V to 5.5 V**
  - **Absolute maximum  $V_{IN} = 6.0$  V**
- **Stable with 0-mA Output Current**
- **Low Dropout: 455 mV at 1 A for  $V_{OUT} = 3.3$  V**
- **High PSRR: 65 dB at 1 kHz**
- **Minimum Ensured Current Limit: 1.1 A**
- **Stable with Cost-Effective Ceramic Capacitors:**
  - **With 0- $\Omega$  ESR**
- **Temperature Range:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$**
- **Thermal Shutdown and Overcurrent Protection**
- **Available in SOT223 Package**

### APPLICATIONS

- **Set Top Boxes**
- **TVs and Monitors**
- **PC Peripherals, Notebooks, Motherboards**
- **Modems and Other Communication Products**
- **Switching Power Supply Post-Regulation**

### DESCRIPTION

The TLV1117LV series of low-dropout (LDO) linear regulators is a low input voltage version of the popular 1117 voltage regulator.


The TLV1117LV is an extremely low-power device that consumes 500 times lower quiescent current than traditional 1117 voltage regulators, making it suitable for applications that mandate very low standby current. The TLV1117LV family of LDOs is also stable with 0 mA of load current; there is no minimum load requirement, making it an ideal choice for applications where the regulator is required to power very small loads during standby in addition to large currents on the order of 1 A during normal operation. The TLV1117LV offers excellent line and load transient performance, resulting in very small magnitude undershoots and overshoots of output voltage when the load current requirement changes from less than 1 mA to more than 500 mA.

A precision bandgap and error amplifier provides 1.5% accuracy. A very high power-supply rejection ratio enables usage of the device for post-regulation after a switching regulator. Other valuable features include low output noise and low-dropout voltage.

The device is internally compensated to be stable with 0- $\Omega$  equivalent series resistance (ESR) capacitors. These key advantages enable the use of cost-effective, small-size ceramic capacitors. Cost-effective capacitors that have higher bias voltages and temperature derating can also be used if desired.

The TLV1117LV series is available in a SOT223 package.

**Figure 1. TLV1117LVxxDCY**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION<sup>(1)</sup>**

PRODUCT	V <sub>OUT</sub>
TLV1117LVvvyyz	<p><b>VV</b> is the nominal output voltage (for example, 33 = 3.3 V).</p> <p><b>YYY</b> is the package designator.</p> <p><b>Z</b> is the package quantity. Use <i>R</i> for reel (2500 pieces), and <i>T</i> for tape (250 pieces).</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

At T<sub>J</sub> = +25°C (unless otherwise noted). All voltages are with respect to GND.

		VALUE		UNIT
		MIN	MAX	
Voltage	Input voltage range, V <sub>IN</sub>	-0.3	+6.0	V
	Output voltage range, V <sub>OUT</sub>	-0.3	+6.0	V
Current	Maximum output current, I <sub>OUT</sub>	Internally limited		
Output short-circuit duration		Indefinite		
Continuous total power dissipation	P <sub>DISS</sub>	See <a href="#">Dissipation Ratings</a> Table		
Temperature	Operating junction, T <sub>J</sub>	-55	+150	°C
	Storage, T <sub>stg</sub>	-55	+150	°C
Electrostatic Discharge Ratings	Human body model (HBM) QSS 009-105 (JESD22-A114A)	2		kV
	Charged device model (CDM) QSS 009-147 (JESD22-C101B.01)	500		V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		TLV1117LV		UNITS
		DCY		
		3 PINS		
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	62.9		°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	47.2		
θ <sub>JB</sub>	Junction-to-board thermal resistance	12.0		
ψ <sub>JT</sub>	Junction-to-top characterization parameter	6.1		
ψ <sub>JB</sub>	Junction-to-board characterization parameter	11.9		
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A		

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report, [SPRA953A](#).

**DISSIPATION RATINGS**

BOARD	PACKAGE	R <sub>θJC</sub>	R <sub>θJA</sub>	T <sub>A</sub> < +25°C
High-K <sup>(1)</sup>	DCY	47.2	62.9	1.59 W

(1) The JEDEC high K (2s2p) board used to derive these data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

**ELECTRICAL CHARACTERISTICS**


 At  $V_{IN} = V_{OUT(TYP)} + 1.5\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ , and  $T_A = +25^\circ\text{C}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		TLV1117LV Series			UNIT
				MIN	TYP	MAX	
$V_{IN}$	Input voltage range			2.0	5.5		V
$V_{OUT}$	DC output accuracy	$V_{OUT} > 2\text{ V}$		-1.5	+1.5		%
		$1.5\text{ V} \leq V_{OUT} < 2\text{ V}$		-2	+2		%
		$1.2\text{ V} \leq V_{OUT} < 1.5\text{ V}$		-40	+40		mV
$\Delta V_O/\Delta V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ , $I_{OUT} = 10\text{ mA}$			1	5	mV
$\Delta V_O/\Delta I_{OUT}$	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 1\text{ A}$			1	35	mV
$V_{DO}$	Dropout voltage <sup>(1)</sup>	$V_{IN} = 0.98 \times V_{OUT(NOM)}$	$V_{OUT} < 3.3\text{ V}$	$I_{OUT} = 200\text{ mA}$	115		mV
				$I_{OUT} = 500\text{ mA}$	285		mV
				$I_{OUT} = 800\text{ mA}$	455		mV
				$I_{OUT} = 1\text{ A}$	570	800	mV
		$V_{OUT} \geq 3.3\text{ V}$	$I_{OUT} = 200\text{ mA}$	90		mV	
			$I_{OUT} = 500\text{ mA}$	230		mV	
			$I_{OUT} = 800\text{ mA}$	365		mV	
			$I_{OUT} = 1\text{ A}$	455	700	mV	
$I_{CL}$	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$		1.1			A
$I_Q$	Quiescent current	$I_{OUT} = 0\text{ mA}$			50	100	$\mu\text{A}$
PSRR	Power-supply rejection ratio	$V_{IN} = 3.3\text{ V}$ , $V_{OUT} = 1.8\text{ V}$ , $I_{OUT} = 500\text{ mA}$ , $f = 100\text{ Hz}$			65		dB
$V_N$	Output noise voltage	BW = 10 Hz to 100 kHz, $V_{IN} = 2.8\text{ V}$ , $V_{OUT} = 1.8\text{ V}$ , $I_{OUT} = 500\text{ mA}$			60		$\mu\text{V}_{RMS}$
$t_{STR}$	Startup time <sup>(2)</sup>	$C_{OUT} = 1.0\text{ }\mu\text{F}$ , $I_{OUT} = 1\text{ A}$			100		$\mu\text{s}$
UVLO	Undervoltage lockout	$V_{IN}$ rising			1.95		V
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature increasing			+165		$^\circ\text{C}$
		Reset, temperature decreasing			+145		$^\circ\text{C}$
$T_J$	Operating junction temperature			-40		+125	$^\circ\text{C}$

 (1)  $V_{DO}$  is measured for devices with  $V_{OUT(NOM)} = 2.5\text{ V}$  so that  $V_{IN} = 2.45\text{ V}$ .

 (2) Startup time = time from when  $V_{IN}$  asserts to when output is sustained at a value greater than or equal to  $0.98 \times V_{OUT(NOM)}$ .


**FUNCTIONAL BLOCK DIAGRAM**



**Figure 2. TLV1117LV Block Diagram**

**PIN CONFIGURATIONS**

DCY PACKAGE  
SOT223  
(TOP VIEW)




**PIN DESCRIPTIONS**

TLV1117LV		DESCRIPTION
NAME	DCY	
IN	1	Input pin. See <a href="#">Input and Output Capacitor Requirements</a> in the <a href="#">Application Information</a> section for more details.
OUT	2, Tab	Regulated output voltage pin. See <a href="#">Input and Output Capacitor Requirements</a> in the <a href="#">Application Information</a> section for more details.
GND	3	Ground pin

**TYPICAL CHARACTERISTICS**


At  $V_{IN} = V_{OUT(TYP)} + 1.5\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ , and  $T_A = +25^\circ\text{C}$ , unless otherwise noted.

**LINE REGULATION**




**Figure 3.**

**LINE REGULATION**




**Figure 4.**

**LOAD REGULATION**




**Figure 5.**

**DROPOUT VOLTAGE vs INPUT**




**Figure 6.**

**DROPOUT VOLTAGE vs OUTPUT**



**Figure 7.**

**OUTPUT VOLTAGE vs TEMPERATURE**




**Figure 8.**

**TYPICAL CHARACTERISTICS (continued)**


At  $V_{IN} = V_{OUT(TYP)} + 1.5\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ , and  $T_A = +25^\circ\text{C}$ , unless otherwise noted.

**QUIESCENT CURRENT vs LOAD**




**Figure 9.**

**CURRENT LIMIT vs INPUT VOLTAGE**




**Figure 10.**

**POWER-SUPPLY REJECTION RATIO vs FREQUENCY**




**Figure 11.**

**POWER-SUPPLY REJECTION RATIO vs FREQUENCY**




**Figure 12.**

**POWER-SUPPLY REJECTION RATIO vs OUTPUT CURRENT**



**Figure 13.**

**SPECTRAL NOISE DENSITY vs FREQUENCY**



**Figure 14.**

**TYPICAL CHARACTERISTICS (continued)**

At  $V_{IN} = V_{OUT(TYP)} + 1.5\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ , and  $T_A = +25^\circ\text{C}$ , unless otherwise noted.

**LOAD TRANSIENT RESPONSE**  
200 mA to 500 mA,  $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 15.

**LOAD TRANSIENT RESPONSE**  
200 mA to 500 mA,  $C_{OUT} = 10\text{ }\mu\text{F}$




Figure 16.

**LOAD TRANSIENT RESPONSE**  
1 mA to 500 mA,  $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 17.

**LOAD TRANSIENT RESPONSE**  
1 mA to 500 mA,  $C_{OUT} = 10\text{ }\mu\text{F}$




Figure 18.

**LOAD TRANSIENT RESPONSE**  
200 mA to 1 A,  $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 19.

**LOAD TRANSIENT RESPONSE**  
200 mA to 1 A,  $C_{OUT} = 10\text{ }\mu\text{F}$




Figure 20.

**TYPICAL CHARACTERISTICS (continued)**

At  $V_{IN} = V_{OUT(TYP)} + 1.5\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ , and  $T_A = +25^\circ\text{C}$ , unless otherwise noted.

**LOAD TRANSIENT RESPONSE**  
1 mA to 1 A,  $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 21.

**LOAD TRANSIENT RESPONSE**  
1 mA to 1 A,  $C_{OUT} = 10\text{ }\mu\text{F}$




Figure 22.

**LINE TRANSIENT RESPONSE**  
 $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$




Figure 23.

**LINE TRANSIENT RESPONSE**  
 $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 500\text{ mA}$




Figure 24.

**LINE TRANSIENT RESPONSE**  
 $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 1\text{ A}$




Figure 25.

**LINE TRANSIENT RESPONSE**  
 $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$





Figure 26.



**TYPICAL CHARACTERISTICS (continued)**


At  $V_{IN} = V_{OUT(TYP)} + 1.5\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ , and  $T_A = +25^\circ\text{C}$ , unless otherwise noted.

**LINE TRANSIENT RESPONSE**  
 $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 500\text{ mA}$



**Figure 27.**

**LINE TRANSIENT RESPONSE**  
 $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 1\text{ A}$



**Figure 28.**

## APPLICATION INFORMATION

The TLV1117LV is a low quiescent current linear regulator designed for high current applications. Unlike typical high current linear regulators, the TLV1117LV series consume significantly less quiescent current. These devices deliver excellent line and load transient performance. The device is low noise, and exhibits a very good power-supply rejection ratio (PSRR). As a result, it is ideal for high current applications that require very sensitive power-supply rails.

This family of regulators offers both current limit and thermal protection. The operating junction temperature range of the device is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### Input and Output Capacitor Requirements

For stability, 1.0- $\mu\text{F}$  ceramic capacitors are required at the output. Higher-valued capacitors improve transient performance. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. Unlike traditional linear regulators that need a minimum ESR for stability, the TLV1117LV series are ensured to be stable with no ESR. Therefore, cost-effective ceramic capacitors can be used with these devices. Effective output capacitance that takes bias, temperature, and aging effects into consideration must be greater than 0.5  $\mu\text{F}$  to ensure stability of the device.

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- $\mu\text{F}$  to 1.0- $\mu\text{F}$ , low-ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located physically close to the power source. If source impedance is greater than 2  $\Omega$ , a 0.1- $\mu\text{F}$  input capacitor may also be necessary to ensure stability.

### Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors should be placed as close to the device pins as possible. To improve characteristic ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. Higher value ESR capacitors may degrade PSRR performance.

### Internal Current Limit

The TLV1117LV internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and can be calculated by the formula:  $V_{\text{OUT}} = I_{\text{LIMIT}} \times R_{\text{LOAD}}$ . The PMOS pass transistor dissipates  $(V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{LIMIT}}$  until thermal shutdown is triggered and the device turns off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the [Thermal Information](#) section for more details.

The PMOS pass element in the TLV1117LV device has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited; if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

### Dropout Voltage

The TLV1117LV uses a PMOS pass transistor to achieve low dropout. When  $(V_{\text{IN}} - V_{\text{OUT}})$  is less than the dropout voltage ( $V_{\text{DO}}$ ), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{\text{DS(ON)}}$  of the PMOS pass element.  $V_{\text{DO}}$  scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{\text{IN}} - V_{\text{OUT}})$  approaches dropout.

### Transient Response

As with any regulator, increasing the size of the output capacitor reduces over-/undershoot magnitude.

## Undervoltage Lockout (UVLO)

The TLV1117LV uses an undervoltage lockout circuit keep the output shut off until internal circuitry operating properly.

## Thermal Information

Thermal protection disables the output when the junction temperature rises to approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The internal protection circuitry of the TLV1117LV has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV1117LV into thermal shutdown degrades device reliability.

## Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low and high-K boards are given in the [Dissipation Ratings](#) table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current and the voltage drop across the output pass element, as shown in [Equation 1](#):

$$P_D = (V_{IN} - V_{OUT}) I_{OUT} \quad (1)$$


### Package Mounting

Current solder pad footprint recommendations for the TLV1117LV are available from the Texas Instruments web site at [www.ti.com](http://www.ti.com). Figure 29 shows an example mechanical drawing for the DCY (SOT223) package. The recommended land pattern for the DCY (SOT223) package is shown in Figure 30.

## MECHANICAL DATA

DCY (R-PDSO-G4)

PLASTIC SMALL-OUTLINE




- NOTES: A. All linear dimensions are in millimeters (inches).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Falls within JEDEC TO-261 Variation AA.

Figure 29. Example Mechanical Drawing for DCY Package

## LAND PATTERN

### DCY (R-PDSO-G4)



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - Publication IPC–7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.

**Figure 30. Recommended Land Pattern for DCY Package**

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117LV12DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SI	<a href="#">Samples</a>
TLV1117LV12DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SI	<a href="#">Samples</a>
TLV1117LV15DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VR	<a href="#">Samples</a>
TLV1117LV15DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VR	<a href="#">Samples</a>
TLV1117LV18DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH	<a href="#">Samples</a>
TLV1117LV18DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH	<a href="#">Samples</a>
TLV1117LV25DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VS	<a href="#">Samples</a>
TLV1117LV25DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VS	<a href="#">Samples</a>
TLV1117LV28DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VT	<a href="#">Samples</a>
TLV1117LV28DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VT	<a href="#">Samples</a>
TLV1117LV30DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VU	<a href="#">Samples</a>
TLV1117LV30DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VU	<a href="#">Samples</a>
TLV1117LV33DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TJ	<a href="#">Samples</a>
TLV1117LV33DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TJ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117LV12DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV12DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV12DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV12DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV15DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV15DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV15DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV18DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV18DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV18DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV18DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV25DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV25DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV25DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV25DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV28DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV28DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV30DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117LV30DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV30DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV30DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV33DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV33DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV33DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV33DCYT	SOT-223	DCY	4	250	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117LV12DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV12DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV12DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV12DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV15DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV15DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV15DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV18DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV18DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV18DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117LV18DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV25DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV25DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV25DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV25DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV28DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV28DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV30DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV30DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV30DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV30DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV33DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV33DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV33DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV33DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0

DCY (R-PDSO-G4)

PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in millimeters (inches).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Falls within JEDEC TO-261 Variation AA.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated