www.ti.com.cn

## 10 输出低抖动低功率时钟缓冲器和电平转换器

查询样片: CDCLVC1310

#### 特性

- 支持 -169dBc/Hz 超低本底噪声的高性能晶振缓冲器
- 附加的相位噪声/抖动性能为 25 fs<sub>RMS</sub>(典型值)
- 具有 3.3V 或 2.5V 内核电压和 3.3V, 2.5V, 1.8V 或 1.5V 输出电源的电平转换
- 器件输入包括主级、次级和晶振输入并可使用输入 MUX 进行手工选择(通过引脚)。 主级和次级输 入能够接受低电压正射极耦合逻辑 (LVPECL), 低 压差分信号 (LVDS), 主机时钟信号电平 (HCSL), SSTL 或者低压 CMOS (LVCMOS) 信号 和晶振输入。
  - 支持
    - 8MHz 至 50MHz 的晶振频率
  - 支持高达 200MHz 的差分和单端输入频率。
- 10 个单端 LVCMOS 输出。 输入可运行在
   1.5V, 1.8V, 2.5V 或者 3.3V 的电源电压下。
  - LVCOMS 输出运行频率高达 200MHz
  - 输出偏移为 30ps (典型值)
  - 总传播延迟为 2ns (典型值)
  - 同步和无毛刺脉冲输出启用可用
- 采用方形扁平无引脚 (QFN)-32 5mm x 5mm 封装,其工业温度范围为-40°C 至 85°C。
- 能够过度驱动 LVCOMS 信号高达 50MHz 的晶振 输入

#### 应用范围

- 无线和有线基础设施
- 网络和数据通信
- 医疗成像
- 便携式测试和测量
- 高端 A/V

#### 说明

CDCLVC1310 是一款多用途、低抖动、低功率时钟扇出缓冲器,此缓冲器可将来自 3 个输入中的 1 个分配到 10 个低抖动 LVCOMS 时钟输出,这 3 个输入的主和副输入特有差分或者单端信号和晶振输入。此类缓冲器适合用于多种移动和有线基础设施、数据通信、计算、低功率医疗成像和便携式测试和测量应用。 当输入为非法电平时,此输出在一个确定的状态上。 可将内核电压设定在 2.5V 或 3.3V 上,将输出设定在1.5V,1.8V,2.5V 或 3.3V 上。引脚编程可轻松地配置 CDCLVC1310。总体附加抖动性能为 25fs<sub>RMS</sub>(典型值)。 CDCLVC1310 封装在小型 32 引脚 5mm x 5mm QFN 封装内。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **BLOCK DIAGRAM**





Figure 1. High-Level Block Diagram of CDCLVC1310



### **PINOUT DIAGRAM**





#### **PIN FUNCTIONS**

PIN	]	1/0	TVDE	DECODITION
NAME	NO(s)	I/O	TYPE	DESCRIPTION
GND	4, 9, 15, 16, 21, 25, 26, 32	PWR	Analog	Power-supply ground
IN_SEL0, IN_SEL1	30, 29	1	Digital	Input-clock selection (pulldown of 150 kΩ)
OE	31	I	Digital	LVCMOS output enable (pulldown of 150 kΩ)
PRI_INN	14	1	Analog	Inverting differential primary reference input, internally biased to Vdd / 2 (pullup or pulldown of 150 $k\Omega)$
PRI_INP	13	I	Analog	Non-inverting differential or single-ended primary reference input (pulldown of 150 k $\Omega$ )
SEC_INN	27	1	Analog	Inverting differential secondary reference input, internally biased to Vdd / 2 (pullup or pulldown of 150 $k\Omega)$
SEC_INP	28	I	Analog	Non-inverting differential or single-ended secondary reference input (pulldown of 150 k $\Omega$ )
VDD	10	PWR	Analog	Power-supply pins
VDDO	2, 6, 19, 23	PWR	Analog	I/O power-supply pins
XIN	11	I	Analog	Crystal-oscillator input or XTAL bypass mode
XOUT	12	I	Analog	Crystal-oscillator output
Y0	1	0	Analog	LVCMOS output 0
Y1	3	0	Analog	LVCMOS output 1
Y2	5	0	Analog	LVCMOS output 2
Y3	7	0	Analog	LVCMOS output 3
Y4	8	0	Analog	LVCMOS output 4
Y5	17	0	Analog	LVCMOS output 5
Y6	18	0	Analog	LVCMOS output 6
Y7	20	0	Analog	LVCMOS output 7
Y8	22	0	Analog	LVCMOS output 8
Y9	24	0	Analog	LVCMOS output 9

**Table 1. Input Selection** 

IN_SEL1	IN_SEL0	INPUT CHOSEN
0	0	PRI_IN
0	1	SEC_IN
1	0	XTAL or overdrive <sup>(1)</sup>
1	1	XTAL bypass <sup>(2)</sup>

This mode is for XTAL input or overdrive of XTAL oscillator with LVCMOS input. For characteristics; see LVCMOS OUTPUT CHARACTERISTICS.

## Table 2. INPUT/OUTPUT OPERATION(1)

INPUT STATE	OUTPUT STATE
PRI_INx, SEC_INx open	Logic LOW
PRI_INP, SEC_INP = HIGH, PRI_INN, SEC_INN = LOW	Logic HIGH
PRI_INP, SEC_INP = LOW, PRI_INN, SEC_INN = HIGH	Logic LOW

(1) Device must have switching edge to obtain output states.

<sup>(2)</sup> This mode is only XTAL bypass. For characteristics, see LVCMOS OUTPUT CHARACTERISTICS.



#### Table 3. OE Function

OE	Yx
0	High-impedance
1	Enabled

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
VDD, VDDO	Supply-voltage range	-0.5 to 4.6	V
V <sub>IN</sub>	Input-voltage range	-0.5 to VDD + 0.5	V
V <sub>OUT</sub>	Output-voltage range	-0.5 to VDDO + 0.5	V
I <sub>IN</sub>	Input current	±20	V
I <sub>OUT</sub>	Output current	±50	V
T <sub>stg</sub>	Storage-temperature range	-65 to 150	°C
$T_{J}$	Junction temperature	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

·	·	MIN	NOM	MAX	UNIT	
		3.135	3.3	3.465		
VDDO	Outrot completed to	2.375	2.5	2.625		
VDDO Output supply voltage	Output supply voltage	1.6	1.8	2	V	
		1.35	1.5	1.65		
VDD	One complementary	3.135	3.3	3.465	\/	
עטע	Core supply voltage	2.375	2.5	2.625	V	
I <sub>OH</sub>	High-level output current, LVCMOS			-24	mA	
I <sub>OL</sub>	Low-level output current, LVCMOS			24	mA	
T <sub>A</sub>	Ambient temperature	-40		85	°C	



#### THERMAL INFORMATION

		CDCLVC1310	
	THERMAL METRIC <sup>(1)</sup>	RHB	UNIT
		32 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	41.7	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	34.1	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance (4)	14.4	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(5)</sup>	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	14.4	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	6.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### INPUT CHARACTERISTICS

over recommended ranges of supply voltage (VDDO ≤ VDD), load and ambient temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC Charac	teristic (OE, IN_SEL0, IN_SEL1, PRI	IN, SEC_IN)					
I <sub>IH</sub>	Input high current	VDD = 3.465 V, V <sub>IH</sub> = 3.465 V			40	μΑ	
I <sub>IL</sub>	Input low current	VDD = 3.465 V, V <sub>IL</sub> = 0 V			-40	μA	
ΔV/ΔΤ	Input edge rate	20%–80%		2		V/ns	
R <sub>Pullup/down</sub>	Pullup or pulldown resistance			150		kΩ	
C <sub>IN</sub>	Input capacitance			2		pF	
Single-End	led DC Characteristic (PRI_INP, SEC	_INP) <sup>(1)</sup>					
M	longt high voltage	VDD = 3.3 V ±5%	2	VD	D + 0.3	V	
$V_{IH}$	Input high voltage	VDD = 2.5 V ±5%	1.6	VD	D + 0.3	V	
M	lanut lauruska sa	VDD = 3.3 V ±5%	-0.3		1.3	V	
$V_{IL}$	Input low voltage	VDD = 2.5 V ±5%	-0.3		0.9	V	
Single-End	ded DC Characteristic (OE, IN_SEL0,	IN_SEL1)					
V <sub>IH</sub>	Input high voltage		0.7 × VDD			V	
$V_{IL}$	Input low voltage			0.3	× VDD	V	
Differentia	I DC Characteristic (PRI_IN, SEC_IN)						
V <sub>I,DIFF</sub>	Differential input voltage swing (2)		0.15		1.3	V	
V <sub>ICM</sub>	Input common-mode voltage <sup>(3)</sup>		0.5	VDD	0 – 0.85	V	
AC Charac	teristic (PRI_IN, SEC_IN)						
f <sub>IN</sub>	Input frequency		DC		200	MHz	
idc	Input duty cycle		40%		60%		

- (1) PRI/SEC\_INN biased to VDD / 2
- (2) V<sub>IL</sub> should not be less than –0.3 V
- (3) Input common-mode voltage is defined as V<sub>IH</sub> (see Figure 19).



#### **CRYSTAL CHARACTERISTICS**

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Equivalent series resistance (ESR)			50		Ω
Maximum shunt capacitance			7		pF
Drive level			100		μW

#### **CRYSTAL OSCILLATOR CHARACTERISTICS**

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)

9 11 7 9 7			,		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Mode of oscillation		Fur	ndamental		
Frequency		8		50	MHz
Frequency in overdrive mode <sup>(1)</sup>				50	MHz
Frequency in bypass mode (2)				50	MHz
On-chip load capacitance			12		pF

<sup>(1)</sup> Input signal swing (max) = 2 V; input signal t, (max) = 10 ns; t,(max) = 10 ns; functional, but device may not meed ac parameters.

#### LVCMOS OUTPUT CHARACTERISTICS

over recommended ranges of supply voltage (VDDO  $\leq$  VDD), load (50  $\Omega$  to VDDO/2), and ambient temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>OUT</sub>					200	MHz	
V <sub>OH</sub>		VDDO = 3.135 V to 3.465 V	0.8 * VDDO				
	Output high voltage	VDDO = 2.375 V to 2.625 V	0.8 * VDDO			V	
	Output nign voltage	VDDO = 1.6 V to 2 V	0.7 * VDDO				
		VDDO = 1.35 V to 1.65 V	0.7 * VDDO				
V <sub>OL</sub>		VDDO = 3.135 V to 3.465 V			0.2 * VDDO	V	
	Output low voltage	VDDO = 2.375 V to 2.625 V			0.2 * VDDO		
		VDDO = 1.6 V to 2 V			0.3 * VDDO		
		VDDO = 1.35 V to 1.65 V			0.3 * VDDO		
		VDDO = 3.3 V		15			
Б		VDDO = 2.5 V		20			
R <sub>OUT</sub>	Output impedance	VDDO = 1.8 V		25		Ω	
		VDDO = 1.5 V		30			
		VDDO=3.3V +/- 5%, 20% to 80%	5.6	7.3	9.0		
t <sub>SLEW-RATE</sub>	Output also and a data and 17.11	VDDO=2.5V +/- 5%, 20% to 80%	3.9	4.8	5.4	1//	
	Output slew rate, rising and falling	VDDO=1.8V +/- 200mV, 20% to 80%	1.6	2.1	2.5	V/ns	
		VDDO=1.5V +/- 150mV, 20% to 80%	0.9	1.2	1.4		
t <sub>SK</sub>	Output skew			30	50	ps	
t <sub>SK,PP</sub>	Part-to-part skew <sup>(1)</sup>				2	ns	

<sup>(1)</sup> Calculation for part-to-part skew is the difference between the fastest and the slowest tpd across multiple devices.

<sup>(2)</sup> Input signal swing (max) =  $V_{DD}$ ; input signal  $t_r$  (max) = 10 ns;  $t_r$ (max) = 10 ns; functional, but device may not meed ac parameters.



## LVCMOS OUTPUT CHARACTERISTICS (continued)

over recommended ranges of supply voltage (VDDO ≤ VDD), load (50  $\Omega$  to VDDO/2), and ambient temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Output for sure	VDD = 3.3 V ±5%, VDDO = 1.35 V to VDD	1.5	1.95	4.0		
t <sub>DELAY</sub>	Output frequency	VDD = 2.5 V ±5%, VDDO = 1.35 V to VDD	1.8	2.4	4.4	ns	
		Single-ended input, VDD = 3.3 V, VDDO = 3.3 V		25		f <sub>S</sub> , RMS	
•	Sustant lovel additive iitter(2)	Single-ended input, VDD = $2.5$ V or $3.3$ V, VDDO = $1.5$ V, $1.8$ V, or $2.5$ V, $f_{\text{IN/OUT}}$ = $125$ MHz		30			
t <sub>RJIT</sub>	System-level additive jitter (2)	Differential input, VDD = 3.3 V, VDDO = 3.3 V		30			
		Differential input, VDD = 2.5 V or 3.3 V, VDDO = 1.5 V, 1.8 V, or 2.5 V, $f_{\text{IN/OUT}}$ = 125 MHz		30			
	Noise floor	10-kHz offset <sup>(3)</sup>		-145			
		100-kHz offset <sup>(3)</sup>		-156			
		1-MHz offset <sup>(3)</sup>		-163		-	
		10-MHz offset <sup>(3)</sup>		-164			
NF		20-MHz offset <sup>(3)</sup>		-164		dBc/Hz	
INF		10-kHz offset <sup>(4)</sup>		-145		UDC/FIZ	
		100-kHz offset <sup>(4)</sup>		-155			
		1-MHz offset <sup>(4)</sup>		-160			
		10-MHz offset <sup>(4)</sup>		-161			
		20-MHz offset <sup>(4)</sup>		-162			
odc	Output duty cycle	f <sub>IN/OUT</sub> = 125 MHz, idc = 50% <sup>(5)</sup>	45%		55%		
t <sub>EN</sub>	Output enable or disable time				2	Cycle	
MUXISOLATION	MUX isolation (6)	125 MHz	55			dB	

 <sup>(2)</sup> Integration range: 12 kHz–20 MHz; input source see the *System-Level Additive-Jitter Measurement* section
 (3) Single-ended input, f<sub>IN/OUT</sub> = 125 MHz, VDD = VDDO = 3.3 V

Single-ended input,  $f_{\text{IN/OUT}} = 125 \text{ MHz}$ , VDD = VDDO = 3.3 V Differential input,  $f_{\text{IN/OUT}} = 125 \text{ MHz}$ , VDD = VDDO = 3.3 V

Stable V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>CM</sub> See Figure 18. (5)



### PHASE NOISE WITH XTAL<sup>(1)</sup> SELECTED

VDD = VDDO = 2.5 V or 3.3 V,  $f_{XTAL}$  = 25 MHz,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP M	AX UNIT
luma	DMC phase litter	IB = 12 kHz to 5 MHz, VDD = VDDO = 3.3 V	80	fo rmo
Jrms	RMS phase jitter	IB = 12 kHz to 5 MHz, VDD = VDDO = 2.5 V	115	fs rms
		f <sub>offset</sub> = 100 Hz, VDD = VDDO = 3.3 V	-92	
		f <sub>offset</sub> = 1 kHz, VDD = VDDO = 3.3 V	-137	
		f <sub>offset</sub> = 10 kHz, VDD = VDDO = 3.3 V	-163	
		f <sub>offset</sub> = 100 kHz, VDD = VDDO = 3.3 V	-168	
		f <sub>offset</sub> = 1 MHz, VDD = VDDO = 3.3 V	-168	
DNI	Dhace raise (see Figure 45)	f <sub>offset</sub> = 5 MHz, VDD = VDDO = 3.3 V	-169	4D = /L  =
PN	f <sub>offset</sub> = 1 kHz, VDD = VDDO = f <sub>offset</sub> = 10 kHz, VDD = VDDO	f <sub>offset</sub> = 100 Hz, VDD = VDDO = 2.5 V	<b>-</b> 91	dBc/Hz
		f <sub>offset</sub> = 1 kHz, VDD = VDDO = 2.5 V	-136	
		f <sub>offset</sub> = 10 kHz, VDD = VDDO = 2.5 V	-159	
		f <sub>offset</sub> = 100 kHz, VDD = VDDO = 2.5 V	-164	
		$f_{\text{offset}} = 1 \text{ MHz}, \text{ VDD} = \text{VDDO} = 2.5 \text{ V}$ -16	-165	
		f <sub>offset</sub> = 5 MHz, VDD = VDDO = 2.5 V	-165	

<sup>(1)</sup> Crystal specification:  $C_L = 18 \text{ pF}$ ; ESR = 35  $\Omega$  (max);  $C_0 = 7 \text{ pF}$ ; drive level = 100  $\mu$ W (max)

### **DEVICE CURRENT CONSUMPTION**

over recommended ranges of supply voltage, load and ambient temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
OVERALL PARAMETERS FOR ALL VERSIONS										
	Statio device augrent(1)	$ \begin{aligned} \text{OE} &= 0 \text{ V or V}_{\text{DD}}; \\ \text{Ref. input (PRI/SEC)} &= 0 \text{ V or V}_{\text{DD}}; \\ \text{I}_{\text{O}} &= 0 \text{ mA; V}_{\text{DD}} / \text{V}_{\text{DDO}} = 3.3 \text{ V} \end{aligned} $	14			A				
I <sub>DD</sub>	Static device current <sup>(1)</sup>	$ \begin{aligned} \text{OE} &= 0 \text{ V or V}_{\text{DD}}; \\ \text{Ref. input (PRI/SEC)} &= 0 \text{ V or V}_{\text{DD}}; \\ \text{I}_{\text{O}} &= 0 \text{ mA; V}_{\text{DD}} / \text{V}_{\text{DDO}} = 2.5 \text{ V} \end{aligned} $		8		mA				
I <sub>DD,XTAL</sub>	Device current with XTAL input <sup>(1)</sup>			20		mA				
0	Power dissipation capacitance per output (2)	VDDO = 3.465 V; f = 100 MHz			8.8					
		VDDO = 2.625 V; f = 100 MHz			7.7	F				
$C_{PD}$		VDDO = 2 V; f = 100 MHz			7.3	pF				
		VDDO = 1.65 V; f = 100 MHz			6.9					

$$\begin{split} I_{DD} \text{ and } I_{DD,XTAL} \text{ is the current through $V_{DD}$; outputs enabled or in the high-impedance state; no load.} \\ This is the formula for the power dissipation calculation (see the $Power Considerations$ section) \\ I_{DD,Total} &= I_{DD} + I_{DD,Cload} + I_{DD,dyn} [mA] \\ I_{DD,dyn} &= C_{PD} \times V_{DDO} \times f \times n [mA] \\ I_{DD,Cload} &= C_{load} \times V_{DDO} \times f \times n [mA] \\ n &= \text{Number of switching output pins} \end{split}$$



#### **TEST CONFIGURATIONS**

Figure 2 through Figure 8 illustrate how to set up the device for a variety of test configurations.




Figure 2. LVCMOS Output DC Configuration; Test Load Circuit




Figure 3. LVCMOS Input DC Configuration During Device Test




Figure 4. LVPECL Input Configuration During Device Test






Figure 5. LVPECL Input Configuration During Device Test




Figure 6. HCSL Input Configuration During Device Test




Figure 7. LVDS Input Configuration During Device Test






Figure 8. SSTL Input Configuration During Device Test



#### APPLICATION INFORMATION

## **Typical Application Load**




Figure 9. LVCMOS Output DC Configuration: Typical Application Load

#### **Parameter Measurement Information**




Figure 10. LVCMOS Output Voltage, and Rise and Fall Times




Figure 11. Differential and Single-Ended Output Skew and Propagation Delay

### **Crystal Oscillator Input**

The crystal oscillator circuit is characterized with 18-pF parallel-resonant crystals. Choices of C1 and C2 were to minimize the ppm error. Optional resistor  $R_{OPTIONAL}$  limits the drive level of the oscillator circuit.






Figure 12. Crystal Reference Input

The input XIN can accept single-ended LVCMOS signals in two configurations. It is possible to overdrive the oscillator stage or to use a pure LVCMOS input (see Table 1). If overdriving the oscillator stage, it is necessary to ac-couple the input with a capacitor (see Figure 13). Otherwise, if selecting the bypass, there is no requirement for a coupling capacitor. Additional measurements and information about crystal oscillator input and limiting the drive level are available in the applications report *Crystal Oscillator Performance of the CDCLVC1310* (SCAA119).

#### NOTE

If using the overdrive or bypass mode, the device is functional, but may not meet its ac parameters.




Figure 13. Single-Ended Crystal Input

## **Phase-Noise Performance**

The CDCLVC1310 provides ultralow phase-noise outputs (noise floor = -170 dBc/Hz) if it has an attached crystal. Figure 14 shows the phase-noise plot of the CDCLVC1310 with a 25-MHz crystal at  $V_{DD} = V_{DDO} = 3.3$  V and room temperature.






Figure 14. Phase-Noise Profile With 25-MHz Crystal at Nominal Conditions

#### **System-Level Additive-Jitter Measurement**

For high-performance devices, limitations of the equipment influence phase-noise measurements. The noise floor of the equipment often exceeds the noise floor of the device. The real noise floor of the device is probably lower (see LVCMOS Output Characteristics). Phase noise is influenced by the input source and the measurement equipment. Additional measurements and information about system-level additive jitter and noise floor are available in the applications report *Phase Noise Performance of CDCLVC1310* (SCAA115).






Figure 15. Input Phase Noise (179.4 fs, Light Blue) and Output Phase Noise (180 fs, Dark Blue)

### **Output Enable**

Pulling OE to LOW  $(t_1)$ , forces the outputs to the high-impedance state after the next falling edge of the input signal  $(t_2)$ . The outputs remain in the high-impedance state as long as OE is LOW (see Figure 16).




Figure 16. OE: Disable Outputs



If the outputs are in the high-impedance state, pulling OE to HIGH forces all outputs LOW asynchronously  $(t_3)$ . Within two clock cycles (maximum), the outputs start switching again  $(t_4)$ , after a falling edge of the input signal (see Figure 17).




Figure 17. OE: Enable Outputs

If the outputs are in the high-impedance state and the input is static (no clock signal), OE works fully asynchronously. A transition of OE from LOW to HIGH forces the outputs to LOW. A transition from HIGH to LOW does not force to the high-impedance state again. Therefore, a state change requires a falling edge of the input signal (see Figure 16).

#### **MUX** Isolation

The definition of MUX isolation is the difference in output amplitude (dB) between an active and a static input signal.





Figure 18. Output Spectrum of an Active and a Static Input Signal



#### **Differential Input Level**



NOTE: The calculation for VCM is:  $V_{CM} = V_{DD} - V_{ICM} - V_{I,DIFF}/2$ 

Figure 19. Differential Input Level

#### **Power Considerations**

The following power consideration refers to the device-consumed power consumption only. The device power consumption is the sum of static power and dynamic power. The dynamic power usage consists of two components:

- Power used by the device as it switches states
- · Power required to charge any output load

The output load can be capacitive-only or capacitive and resistive. Use the following formula to calculate the power consumption of the device:

$$P_{Dev} = P_{stat} + P_{dyn} + P_{Cload}$$
 (see Figure 20 and Figure 21)  
 $P_{stat} = I_{DD} \times V_{DD}$   
 $P_{dyn} + P_{Cload} = (I_{DD,dyn} + I_{DD,Cload}) \times V_{DDO}$ 

#### where:

$$I_{DD,dyn} = C_{PD} \times V_{DDO} \times f \times n$$
 [mA] (see Figure 22)  
 $I_{DD,Cload} = C_{load} \times V_{DDO} \times f \times n$  [mA]


Example for power consumption of the CDCLVC1310: 10 outputs are switching, f = 100 MHz,  $V_{DD} = V_{DDO} = 3.3$  V and assuming  $C_{load} = 2$  pF per output:

```
\begin{split} &P_{\text{Dev}} = 46.2 \text{ mW} + 117.5 \text{ mW} = 163.7 \text{ mW} \\ &P_{\text{stat}} = 14 \text{ mA} \times 3.3 \text{ V} = 46.2 \text{ mW} \\ &P_{\text{dyn}} + P_{\text{Cload}} = (29 \text{ mA} + 6.6 \text{ mA}) \times 3.3 \text{ V} = 117.5 \text{ mW} \\ &I_{\text{DD,dyn}} = 8.8 \text{ pF} \times 3.3 \text{ V} \times 100 \text{ MHz} \times 10 = 29 \text{ mA} \\ &I_{\text{DD,Cload}} = 2 \text{ pF} \times 3.3 \text{ V} \times 100 \text{ MHz} \times 10 = 6.6 \text{ mA} \end{split}
```

#### **NOTE**

For dimensioning the power supply, consider the total power consumption. The total power consumption is the sum of device power consumption and the power consumption of the load.








Figure 20. Device Power Consumption versus Clock Frequency (VDD = VDDO = 3.465 V; Load 2 pF, 8 pF; per Output)

Figure 21. Device Power Consumption versus Clock Frequency (VDD = VDDO = 2.625 V; Load 2 pF, 8 pF; per Output)




Figure 22. Dynamic Supply Current versus Clock Frequency (per Output)



#### **Thermal Management**

Power consumption of the CDCLVC1310 can be high enough to require attention to thermal management. For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $\theta_{IA}$  should not exceed 125°C.

The device package has an exposed pad that provides the primary heat removal path as well as an electrical grounding to the printed circuit board (PCB). To maximize the removal of heat from the package, incorporate a thermal landing pattern including multiple vias to a ground plane on the PCB within the footprint of the package. Solder the exposed pad down to ensure adequate heat conduction out of the package. Figure 23 shows a recommended land and via pattern.




Figure 23. Recommended PCB Layout for CDCLVC1310



#### Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is very critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply pins and lay out traces with short loops to minimize inductance. TI recommends to adding as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. There is a recommendation, but not a requirement, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low dc resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply, and to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.




Figure 24. Power-Supply Decoupling

### ZHCS346E -JULY 2011-REVISED JANUARY 2014



## **REVISION HISTORY**

Changes from Revision D (July 2013) to Revision E	Page
Changed V <sub>OH</sub> in LVCMOS OUTPUT CHARACTERISTICS	7
Changed V <sub>OL</sub> in LVCMOS OUTPUT CHARACTERISTICS	7
Changed t <sub>SLEW-RATE</sub> in LVCMOS OUTPUT CHARACTERISTICS	7
Changes from Revision C (October 2012) to Revision D	Page
Changed t <sub>DELAY</sub> in LVCMOS OUTPUT CHARACTERISTICS	8
Changes from Revision B (February 2012) to Revision C	Page
Changed unit for phase jitter from picosecond to femtosecond	
Changed unit for phase jitter from picosecond to remosecond	9
Revised Figure 3	10
<ul><li>Revised Figure 3</li><li>Revised Figure 4</li></ul>	
<ul> <li>Revised Figure 3</li> <li>Revised Figure 4</li> <li>Revised Figure 5</li> </ul>	
<ul> <li>Revised Figure 3</li> <li>Revised Figure 4</li> <li>Revised Figure 5</li> <li>Revised Figure 6</li> </ul>	
<ul> <li>Revised Figure 3</li> <li>Revised Figure 4</li> <li>Revised Figure 5</li> </ul>	



www.ti.com 19-Dec-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVC1310RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCLVC 1310	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVC1310RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 20-Apr-2023




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CDCLVC1310RHBR	VQFN	RHB	32	3000	346.0	346.0	33.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



## RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RHB (S-PVQFN-N32)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206356-3/AC 05/15

NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司