

LMK00308 3GHz 8 路输出差动时钟缓冲器/电平转换器

查询样品: **LMK00308**

特性

- **3: 1** 输入多路复用器
 - 两个通用输入运行频率高达 **3.1GHz**，并且接受低电压正射极耦合逻辑 (**LVPECL**)，低压差分信令 (**LVDS**)，电流模式逻辑 (**CML**)，短截线串联端接逻辑 (**SSTL**)，高速收发器逻辑 (**HSTL**)，主机时钟信号电平 (**HCSL**) 或单端时钟
 - 一个晶振输入可接受 **10 至 40MHz** 的晶振或单端使能时钟
- 每组具有 **4** 个差分输出的 **2** 个组
 - **LVPECL**，**LVDS**，**HCSL** 或高阻抗 (**Hi-Z**)（每个组可选）
 - **LMK03806** 时钟源为 **156.25MHz** 时，**LVPECL** 附加抖动：
 - **20fs RMS (10kHz - 1MHz)**
 - **51fs RMS (12kHz - 20MHz)**
- 高电源抑制比 (**PSRR**): **156.25MHz** 时为 **-65/-76dBc (LVPECL/LVDS)**
- 具有同步使能驱动的 **LVC MOS** 输出
- 由引脚控制的配置
- **V_{CC}** 内核电源: **3.3V ± 5%**
- **3** 个独立的 **V_{CCO}** 输出电源: **3.3V/2.5V ± 5%**
- 工业温度范围: **-40°C 至 +85°C**
- **40** 接线超薄型四方扁平无引线 (**WQFN**) 封装 (**6mm x 6mm**)

目标应用

- 针对模数转换器 (**ADC**)，数模转换器 (**DAC**)，多千兆以太网，**XAUI**，光纤通道，**SATA/SAS**，**SONET/SDH**，通用公共无线接口 (**CPRI**)，高频背板的时钟分配和电平转换
- 交换机、路由器、线路接口卡、定时卡
- 服务器，计算，快速 **PCI (PCIe 3.0)**
- 射频拉远单元和基站单元

说明

LMK00308 是一款 3GHz，8 路输出差动扇出缓冲器，此缓冲区用于高频、低抖动时钟/数据分配和电平转换。可从两个通用输入或一个晶振输入中选择输入时钟。所选择的的输入时钟被分配到 4 个差分输出和 1 个 LVC MOS 输出的 2 个组。两个差分输出组可被独立配置为 LVPECL，LVDS 或 HCSL 驱动器，或者被禁用。LVC MOS 输出具有用于在启用或禁用时实现无短脉冲运行的同步使能输入。LMK00308 由一个 3.3V 内核电源和 3 个独立的 3.3V/2.5V 输出电源供电运行。


LMK00308 提供高性能、多用途和电源效率，这使得它成为在增加系统中的时序余裕的同时替代固定输出缓冲器器件的理想选择。




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Functional Block Diagram



Connection Diagram



**Figure 1. 40-Pin Package
RTA0040A Package**

PIN DESCRIPTIONS⁽¹⁾

Pin #	Pin Name(s)	Type	Description
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
1, 2	CLKoutA0, CLKoutA0*	O	Differential clock output A0. Output type set by CLKoutA_TYPE pins.
3, 6	V _{CCOA}	PWR	Power supply for Bank A Output buffers. V _{CCOA} can operate from 3.3 V or 2.5 V. The V _{CCOA} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{cco} pin. ⁽²⁾
4, 5	CLKoutA1, CLKoutA1*	O	Differential clock output A1. Output type set by CLKoutA_TYPE pins.
7, 8	CLKoutA2, CLKoutA2*	O	Differential clock output A2. Output type set by CLKoutA_TYPE pins.
9, 10	CLKoutA3, CLKoutA3*	O	Differential clock output A3. Output type set by CLKoutA_TYPE pins.
11, 39	CLKoutA_TYPE0, CLKoutA_TYPE1	I	Bank A output buffer type selection pins ⁽³⁾
12, 35	V _{cc}	PWR	Power supply for Core and Input buffer blocks. The V _{cc} supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{cc} pin.
13	OSCI _n	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
14	OSCO _{ut}	O	Output for crystal. Leave OSC _{out} floating if OSC _{in} is driven by a single-ended clock.
15, 18	CLKin_SEL0, CLKin_SEL1	I	Clock input selection pins ⁽³⁾
16, 17	CLKin0, CLKin0*	I	Universal clock input 0 (differential/single-ended)
19, 32	CLKoutB_TYPE0, CLKoutB_TYPE1	I	Bank B output buffer type selection pins ⁽³⁾
20, 31, 40	GND	GND	Ground
21, 22	CLKoutB3*, CLKoutB3	O	Differential clock output B3. Output type set by CLKoutB_TYPE pins.
23, 24	CLKoutB2*, CLKoutB2	O	Differential clock output B2. Output type set by CLKoutB_TYPE pins.
25, 28	V _{CCOB}	PWR	Power supply for Bank B Output buffers. V _{CCOB} can operate from 3.3 V or 2.5 V. The V _{CCOB} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{cco} pin. ⁽²⁾
26, 27	CLKoutB1*, CLKoutB1	O	Differential clock output B1. Output type set by CLKoutB_TYPE pins.
29, 30	CLKoutB0*, CLKoutB0	O	Differential clock output B0. Output type set by CLKoutB_TYPE pins.
33, 34	CLKin1*, CLKin1	I	Universal clock input 1 (differential/single-ended)
36	REF _{out}	O	LVC _{MOS} reference output. Enable output by pulling REF _{out} _EN pin high.
37	V _{CCOC}	PWR	Power supply for REF _{out} Output buffer. V _{CCOC} can operate from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{cco} pin. ⁽²⁾
38	REF _{out} _EN	I	REF _{out} enable input. Enable signal is internally synchronized to selected clock input. ⁽³⁾

- (1) Any unused output pins should be left floating with minimum copper length (see note in [Clock Outputs](#)), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See [Clock Outputs](#) for output configuration or [Termination and Use of Clock Drivers](#) output interface and termination techniques.
- (2) The output supply voltages/pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be referred to generally as V_{CCO} when no distinction is needed, or when the output supply can be inferred by the output bank/type.
- (3) CMOS control input with internal pull-down resistor.

Functional Description

The LMK00308 is an 8-output differential clock fanout buffer with low additive jitter that can operate up to 3.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 4 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 40-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

V_{CC} and V_{CCO} Power Supplies

The LMK00308 has a 3.3 V core power supply (V_{CC}) and 3 independent 3.3 V/2.5 V output power supplies (V_{CCOA}, V_{CCOB}, V_{CCOC}). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for LVPECL (V_{OH}, V_{OL}) and LVCMOS (V_{OH}) are referenced to the respective V_{CCO} supply, while the output levels for LVDS and HCSL are relatively constant over the specified V_{CCO} range. Refer to [Power Supply and Thermal Considerations](#) for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

NOTE

Care should be taken to ensure the V_{CCO} voltages do not exceed the V_{CC} voltage to prevent turning-on the internal ESD protection circuitry.

Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLKin1/CLKin1*, or OSCin. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in [Table 1](#). Refer to [Driving the Clock Inputs](#) for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start-up and its clock will be distributed to all outputs. Refer to [Crystal Interface](#) for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

Table 1. Input Selection

CLKin_SEL1	CLKin_SEL0	Selected Input
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

[Table 2](#) shows the output logic state vs. input state when either CLKin0/CLKin0* or CLKin1/CLKin1* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 2. CLKin Input vs. Output States

State of Selected CLKin	State of Enabled Outputs
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

Clock Outputs

The differential output buffer type for Bank A and Bank B outputs can be separately configured using the CLKoutA_TYPE[1:0] and CLKoutB_TYPE[1:0] inputs, respectively, as shown in [Table 3](#). For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, it is recommended to disable/Hi-Z the bank to reduce power. Refer to [Termination and Use of Clock Drivers](#) for more information on output interface and termination techniques.

NOTE

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

Table 3. Differential Output Buffer Type Selection

CLKoutX_TYPE1	CLKoutX_TYPE0	CLKoutX Buffer Type (Bank A or B)
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	Disabled (Hi-Z)

Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the Vcco voltage. REFout can be enabled or disabled using the enable input pin, REFout_EN, as shown in [Table 4](#).

Table 4. Reference Output Enable

REFout_EN	REFout State
0	Disabled (Hi-Z)
1	Enabled

The REFout_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within 3 cycles (t_{EN}) of the input clock after REFout_EN is toggled high. REFout will be disabled within 3 cycles (t_{DIS}) of the input clock after REFout_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1 k Ω load to ground, then the output will be pulled to low when disabled.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Ratings	Units	
Supply Voltages	V_{CC}, V_{CCO}	-0.3 to 3.6	V
Input Voltage	V_{IN}	-0.3 to ($V_{CC} + 0.3$)	V
Storage Temperature Range	T_{STG}	-65 to +150	°C
Lead Temperature (solder 4 s)	T_L	+260	°C
Junction Temperature	T_J	+150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see [Electrical Characteristics](#). The ensured specifications apply only to the test conditions listed.
- (2) This device is a high-performance integrated circuit with an ESD rating up to 2 kV Human Body Model, up to 150 V Machine Model, and up to 750 V Charged Device Model and is ESD sensitive. Handling and assembly of this device should only be done at ESD-free workstations.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Ambient Temperature Range	T_A	-40	25	85	°C
Junction Temperature	T_J			125	°C
Core Supply Voltage Range	V_{CC}	3.15	3.3	3.45	V
Output Supply Voltage Range ^{(1) (2)}	V_{CCO}	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

- (1) The output supply voltages/pins (V_{CCOA} , V_{CCOB} , and V_{CCOC}) will be referred to generally as V_{CCO} when no distinction is needed, or when the output supply can be inferred by the output bank/type.
- (2) V_{CCO} should be less than or equal to V_{CC} ($V_{CCO} \leq V_{CC}$).

Package Thermal Resistance

Package	θ_{JA}	$\theta_{JC} \text{ (DAP)}$
40-Lead WQFN ⁽¹⁾	31.4 °C/W	7.2 °C/W

- (1) Specification assumes 9 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. It is recommended that the maximum number of vias be used in the board layout.

Electrical Characteristics

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, CLKIn driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25\text{ }^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Units
Current Consumption⁽³⁾							
I_{CC_CORE}	Core Supply Current, All Outputs Disabled	CLKInX selected			8.5	10.5	mA
		OSCIn selected			10	13.5	mA
I_{CC_PECL}	Additive Core Supply Current, Per LVPECL Bank Enabled				20	26.5	mA
I_{CC_LVDS}	Additive Core Supply Current, Per LVDS Bank Enabled				25	30.5	mA
I_{CC_HCSL}	Additive Core Supply Current, Per HCSL Bank Enabled				31	38.5	mA
I_{CC_CMOS}	Additive Core Supply Current, LVCMOS Output Enabled				3.5	5.5	mA
I_{CCO_PECL}	Additive Output Supply Current, Per LVPECL Bank Enabled	Includes Output Bank Bias and Load Currents, $R_T = 50\text{ }\Omega$ to $V_{CCO} - 2\text{ V}$ on all outputs in bank			132	160	mA
I_{CCO_LVDS}	Additive Output Supply Current, Per LVDS Bank Enabled				26	34.5	mA
I_{CCO_HCSL}	Additive Output Supply Current, Per HCSL Bank Enabled	Includes Output Bank Bias and Load Currents, $R_T = 50\text{ }\Omega$ on all outputs in bank			68	84	mA
I_{CCO_CMOS}	Additive Output Supply Current, LVCMOS Output Enabled	200 MHz, $C_L = 5\text{ pF}$	$V_{CCO} = 3.3\text{ V} \pm 5\%$		9	10	mA
			$V_{CCO} = 2.5\text{ V} \pm 5\%$		7	8	mA
Power Supply Ripple Rejection (PSRR)							
$PSRR_{PECL}$	Ripple-Induced Phase Spur Level ⁽⁴⁾ Differential LVPECL Output	100 kHz, 100 mVpp Ripple Injected on V_{CCO} , $V_{CCO} = 2.5\text{ V}$	156.25 MHz		-65		dBc
			312.5 MHz		-63		
$PSRR_{LVDS}$	Ripple-Induced Phase Spur Level ⁽⁴⁾ Differential LVDS Output		156.25 MHz		-76		dBc
			312.5 MHz		-74		
$PSRR_{HCSL}$	Ripple-Induced Phase Spur Level ⁽⁴⁾ Differential HCSL Output		156.25 MHz		-72		dBc
			312.5 MHz		-63		
CMOS Control Inputs (CLKIn_SELn, CLKOutX_TYPEn, REFOut_EN)							
V_{IH}	High-Level Input Voltage			1.6		V_{CC}	V
V_{IL}	Low-Level Input Voltage			GND		0.4	V
I_{IH}	High-Level Input Current	$V_{IH} = V_{CC}$, Internal pull-down resistor				50	μA
I_{IL}	Low-Level Input Current	$V_{IL} = 0\text{ V}$, Internal pull-down resistor		-5	0.1		μA

- (1) The output supply voltages/pins (V_{CCOA} , V_{CCOB} , and V_{CCOC}) will be referred to generally as V_{CCO} when no distinction is needed, or when the output supply can be inferred by the output bank/type.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) See [Power Supply and Thermal Considerations](#) for more information on current consumption and power dissipation calculations.
- (4) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the V_{CCO} supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: $DJ\text{ (ps pk-pk)} = [(2 * 10^{(PSRR / 20)}) / (\pi * f_{CLK})] * 1E12$

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CC0} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40\text{ }^\circ\text{C} \leq T_A \leq 85\text{ }^\circ\text{C}$, CLKIn driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CC0} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Clock Inputs (CLKIn0/CLKIn0*, CLKIn1/CLKIn1*)						
f_{CLKIn}	Input Frequency Range ⁽⁵⁾	Functional up to 3.1 GHz Output frequency range and timing specified per output type (refer to LVPECL, LVDS, HCSL, LVCMOS output specifications)	DC		3.1	GHz
V_{IHD}	Differential Input High Voltage	CLKIn driven differentially			V_{CC}	V
V_{ILD}	Differential Input Low Voltage		GND			V
V_{ID}	Differential Input Voltage Swing ⁽⁶⁾		0.15		1.3	V
V_{CMD}	Differential Input Common Mode Voltage	$V_{\text{ID}} = 150\text{ mV}$	0.25		$V_{CC} - 1.2$	V
		$V_{\text{ID}} = 350\text{ mV}$	0.25		$V_{CC} - 1.1$	
		$V_{\text{ID}} = 800\text{ mV}$	0.25		$V_{CC} - 0.9$	
V_{IH}	Single-Ended Input High Voltage	CLKInX driven single-ended (AC or DC coupled), CLKInX* AC coupled to GND or externally biased within V_{CM} range			V_{CC}	V
V_{IL}	Single-Ended Input Low Voltage		GND			V
V_{LSE}	Single-Ended Input Voltage Swing ⁽⁷⁾		0.3		2	Vpp
V_{CM}	Single-Ended Input Common Mode Voltage		0.25		$V_{CC} - 1.2$	V
ISO_{MUX}	Mux Isolation, CLKIn0 to CLKIn1	$f_{\text{OFFSET}} > 50\text{ kHz}$, $P_{\text{CLKInX}} = 0\text{ dBm}$	$f_{\text{CLKIn0}} = 100\text{ MHz}$		-84	dBc
			$f_{\text{CLKIn0}} = 200\text{ MHz}$		-82	
			$f_{\text{CLKIn0}} = 500\text{ MHz}$		-71	
			$f_{\text{CLKIn0}} = 1000\text{ MHz}$		-65	
Crystal Interface (OSCIn, OSCOut)						
F_{CLK}	External Clock Frequency Range ⁽⁵⁾	OSCIn driven single-ended, OSCOut floating			250	MHz
F_{XTAL}	Crystal Frequency Range	Fundamental mode crystal ESR $\leq 200\text{ }^\circ\Omega$ (10 to 30 MHz) ESR $\leq 125\text{ }^\circ\Omega$ (30 to 40 MHz) ⁽⁸⁾	10		40	MHz
C_{IN}	OSCIn Input Capacitance			1		pF

(5) Specification is ensured by characterization and is not tested in production.

(6) See [Differential Voltage Measurement Terminology](#) for definition of V_{ID} and V_{OD} voltages.

(7) Parameter is specified by design, not tested in production.

(8) The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to [Crystal Interface](#) for crystal drive level considerations.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CC0} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40\text{ }^\circ\text{C} \leq T_A \leq 85\text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CC0} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units
LVPECL Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)						
$f_{\text{CLKout_FS}}$	Maximum Output Frequency Full V_{OD} Swing ⁽⁹⁾⁽¹⁰⁾	$V_{\text{OD}} \geq 600\text{ mV}$, $R_L = 100\text{ }\Omega$ differential	$V_{\text{CC0}} = 3.3\text{ V} \pm 5\%$, $R_T = 160\text{ }\Omega$ to GND	1.0	1.2	GHz
			$V_{\text{CC0}} = 2.5\text{ V} \pm 5\%$, $R_T = 91\text{ }\Omega$ to GND	0.75	1.0	
$f_{\text{CLKout_RS}}$	Maximum Output Frequency Reduced V_{OD} Swing ⁽⁹⁾⁽¹⁰⁾	$V_{\text{OD}} \geq 400\text{ mV}$, $R_L = 100\text{ }\Omega$ differential	$V_{\text{CC0}} = 3.3\text{ V} \pm 5\%$, $R_T = 160\text{ }\Omega$ to GND	1.5	3.1	GHz
			$V_{\text{CC0}} = 2.5\text{ V} \pm 5\%$, $R_T = 91\text{ }\Omega$ to GND	1.5	2.3	
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽¹¹⁾	$V_{\text{CC0}} = 3.3\text{ V}$, $R_T = 160\text{ }\Omega$ to GND, $R_L = 100\text{ }\Omega$ differential	CLKin: 100 MHz, Slew rate $\geq 3\text{ V/ns}$		59	fs
			CLKin: 156.25 MHz, Slew rate $\geq 2.7\text{ V/ns}$		64	
			CLKin: 625 MHz, Slew rate $\geq 3\text{ V/ns}$		30	
Jitter _{ADD}	Additive RMS Jitter with LVPECL clock source from LMK03806 ⁽¹¹⁾⁽¹²⁾	$V_{\text{CC0}} = 3.3\text{ V}$, $R_T = 160\text{ }\Omega$ to GND, $R_L = 100\text{ }\Omega$ differential	CLKin: 156.25 MHz, $J_{\text{SOURCE}} = 190\text{ fs RMS}$ (10 kHz to 1 MHz)		20	fs
			CLKin: 156.25 MHz, $J_{\text{SOURCE}} = 195\text{ fs RMS}$ (12 kHz to 20 MHz)		51	
Noise Floor	Noise Floor $f_{\text{OFFSET}} \geq 10\text{ MHz}$ ⁽¹³⁾⁽¹⁴⁾	$V_{\text{CC0}} = 3.3\text{ V}$, $R_T = 160\text{ }\Omega$ to GND, $R_L = 100\text{ }\Omega$ differential	CLKin: 100 MHz, Slew rate $\geq 3\text{ V/ns}$		-162.5	dBc/Hz
			CLKin: 156.25 MHz, Slew rate $\geq 2.7\text{ V/ns}$		-158.1	
			CLKin: 625 MHz, Slew rate $\geq 3\text{ V/ns}$		-154.4	
DUTY	Duty Cycle ⁽⁹⁾	50% input clock duty cycle	45		55	%
V_{OH}	Output High Voltage	$T_A = 25\text{ }^\circ\text{C}$, DC Measurement, $R_T = 50\text{ }\Omega$ to $V_{\text{CC0}} - 2\text{ V}$	$V_{\text{CC0}} - 1.2$	$V_{\text{CC0}} - 0.9$	$V_{\text{CC0}} - 0.7$	V
V_{OL}	Output Low Voltage		$V_{\text{CC0}} - 2.0$	$V_{\text{CC0}} - 1.75$	$V_{\text{CC0}} - 1.5$	V
V_{OD}	Output Voltage Swing ⁽¹⁵⁾		600	830	1000	mV
t_{R}	Output Rise Time 20% to 80% ⁽¹⁶⁾		$R_T = 160\text{ }\Omega$ to GND, Uniform transmission line up to 10 in. with 50- Ω characteristic impedance, $R_L = 100\text{ }\Omega$ differential, $C_L \leq 5\text{ pF}$		175	300
t_{F}	Output Fall Time 80% to 20% ⁽¹⁶⁾			175	300	ps

(9) Specification is ensured by characterization and is not tested in production.

(10) See [Typical Performance Characteristics](#) for output operation over frequency.

(11) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: $J_{\text{ADD}} = \text{SQRT}(J_{\text{OUT}}^2 - J_{\text{SOURCE}}^2)$, where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: $J_{\text{ADD}} = \text{SQRT}(2 \cdot 10^{\text{dBc}/10} / (2 \cdot \pi \cdot f_{\text{CLK}}))$, where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: $\text{dBc} = \text{Noise Floor} + 10 \cdot \log_{10}(20\text{ MHz} - 1\text{ MHz})$. The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in [Typical Performance Characteristics](#).

(12) 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-30BU-DU).

$J_{\text{SOURCE}} = 190\text{ fs RMS}$ (10 kHz to 1 MHz) and 195 fs RMS (12 kHz to 20 MHz). Refer to the LMK03806 datasheet for more information.

(13) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is $\geq 10\text{ MHz}$, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

(14) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

(15) See [Differential Voltage Measurement Terminology](#) for definition of V_{ID} and V_{OD} voltages.

(16) Parameter is specified by design, not tested in production.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40\text{ }^\circ\text{C} \leq T_A \leq 85\text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ^{(1) (2)}

Symbol	Parameter	Conditions	Min	Typ	Max	Units
LVDS Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)						
$f_{\text{CLKout_FS}}$	Maximum Output Frequency Full V_{OD} Swing ⁽⁹⁾⁽¹⁰⁾	$V_{\text{OD}} \geq 250\text{ mV}$, $R_L = 100\ \Omega$ differential	1.0	1.6		GHz
$f_{\text{CLKout_RS}}$	Maximum Output Frequency Reduced V_{OD} Swing ⁽⁹⁾⁽¹⁰⁾	$V_{\text{OD}} \geq 200\text{ mV}$, $R_L = 100\ \Omega$ differential	1.5	2.1		GHz
$J_{\text{itter_ADD}}$	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽¹¹⁾	$V_{\text{CCO}} = 3.3\text{ V}$, $R_L = 100\ \Omega$ differential	CLKin: 100 MHz, Slew rate $\geq 3\text{ V/ns}$	89		fs
			CLKin: 156.25 MHz, Slew rate $\geq 2.7\text{ V/ns}$	77		
			CLKin: 625 MHz, Slew rate $\geq 3\text{ V/ns}$	37		
Noise Floor	Noise Floor $f_{\text{OFFSET}} \geq 10\text{ MHz}$ ⁽¹³⁾⁽¹⁴⁾	$V_{\text{CCO}} = 3.3\text{ V}$, $R_L = 100\ \Omega$ differential	CLKin: 100 MHz, Slew rate $\geq 3\text{ V/ns}$	-159.5		dBc/Hz
			CLKin: 156.25 MHz, Slew rate $\geq 2.7\text{ V/ns}$	-157.0		
			CLKin: 625 MHz, Slew rate $\geq 3\text{ V/ns}$	-152.7		
DUTY	Duty Cycle ⁽⁹⁾	50% input clock duty cycle	45		55	%
V_{OD}	Output Voltage Swing ⁽¹⁵⁾	$T_A = 25\text{ }^\circ\text{C}$, DC Measurement, $R_L = 100\ \Omega$ differential	250	400	450	mV
ΔV_{OD}	Change in Magnitude of V_{OD} for Complementary Output States		-50		50	mV
V_{OS}	Output Offset Voltage		1.125	1.25	1.375	V
ΔV_{OS}	Change in Magnitude of V_{OS} for Complementary Output States		-35		35	mV
I_{SA} I_{SB}	Output Short Circuit Current Single Ended	$T_A = 25\text{ }^\circ\text{C}$, Single ended outputs shorted to GND	-24		24	mA
I_{SAB}	Output Short Circuit Current Differential	Complementary outputs tied together	-12		12	mA
t_{R}	Output Rise Time 20% to 80% ⁽¹⁶⁾	Uniform transmission line up to 10 in. with 50- Ω characteristic impedance, $R_L = 100\ \Omega$ differential $C_L \leq 5\text{ pF}$		175	300	ps
t_{F}	Output Fall Time 80% to 20% ⁽¹⁶⁾			175	300	ps

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40\text{ }^\circ\text{C} \leq T_A \leq 85\text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units
HCSL Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)						
f_{CLKout}	Output Frequency Range ⁽¹⁷⁾	$R_L = 50\ \Omega$ to GND, $C_L \leq 5\text{ pF}$	DC		400	MHz
Jitter _{ADD_PCIE}	Additive RMS Phase Jitter for PCIe 3.0 ⁽¹⁷⁾	PCIe Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz		0.03	0.15	ps
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽¹⁸⁾	$V_{CCO} = 3.3\text{ V}$, $R_T = 50\ \Omega$ to GND		77		fs
				86		
Noise Floor	Noise Floor $f_{\text{OFFSET}} \geq 10\text{ MHz}$ ⁽¹⁹⁾⁽²⁰⁾	$V_{CCO} = 3.3\text{ V}$, $R_T = 50\ \Omega$ to GND		-161.3		dBc/Hz
				-156.3		
DUTY	Duty Cycle ⁽¹⁷⁾	50% input clock duty cycle	45		55	%
V_{OH}	Output High Voltage	$T_A = 25\text{ }^\circ\text{C}$, DC Measurement, $R_T = 50\ \Omega$ to GND	520	810	920	mV
V_{OL}	Output Low Voltage		-150	0.5	150	mV
V_{CROSS}	Absolute Crossing Voltage ⁽¹⁷⁾⁽²¹⁾	$R_L = 50\ \Omega$ to GND, $C_L \leq 5\text{ pF}$	160	350	460	mV
ΔV_{CROSS}	Total Variation of V_{CROSS} ⁽¹⁷⁾⁽²¹⁾				140	mV
t_R	Output Rise Time 20% to 80% ⁽²¹⁾⁽²²⁾	250 MHz, Uniform transmission line up to 10 in. with 50- Ω characteristic impedance, $R_L = 50\ \Omega$ to GND, $C_L \leq 5\text{ pF}$		300	500	ps
t_F	Output Fall Time 80% to 20% ⁽²¹⁾⁽²²⁾			300	500	ps

(17) Specification is ensured by characterization and is not tested in production.

(18) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: $J_{\text{ADD}} = \text{SQRT}(J_{\text{OUT}}^2 - J_{\text{SOURCE}}^2)$, where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: $J_{\text{ADD}} = \text{SQRT}(2 \cdot 10^{\text{dBc}/10}) / (2 \cdot \pi \cdot f_{\text{CLK}})$, where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: $\text{dBc} = \text{Noise Floor} + 10 \cdot \log_{10}(20\text{ MHz} - 1\text{ MHz})$. The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the “Noise Floor vs. CLKin Slew Rate” and “RMS Jitter vs. CLKin Slew Rate” plots in [Typical Performance Characteristics](#).

(19) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is $\geq 10\text{ MHz}$, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

(20) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

(21) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

(22) Parameter is specified by design, not tested in production.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40 \text{ }^\circ\text{C} \leq T_A \leq 85 \text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3 \text{ V}$, $T_A = 25 \text{ }^\circ\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Units
LVCMOS Output (REFout)							
f_{CLKout}	Output Frequency Range ⁽²³⁾	$C_L \leq 5 \text{ pF}$		DC		250	MHz
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽²⁴⁾	$V_{CCO} = 3.3 \text{ V}$, $C_L \leq 5 \text{ pF}$	100 MHz, Input Slew rate $\geq 3 \text{ V/ns}$		95		fs
Noise Floor	Noise Floor $f_{\text{OFFSET}} \geq 10 \text{ MHz}$ ⁽²⁵⁾⁽²⁶⁾	$V_{CCO} = 3.3 \text{ V}$, $C_L \leq 5 \text{ pF}$	100 MHz, Input Slew rate $\geq 3 \text{ V/ns}$		-159.3		dBc/Hz
DUTY	Duty Cycle ⁽²³⁾	50% input clock duty cycle		45		55	%
V_{OH}	Output High Voltage	1 mA load		$V_{CCO} - 0.1$			V
V_{OL}	Output Low Voltage						0.1
I_{OH}	Output High Current (Source)	$V_o = V_{CCO} / 2$	$V_{CCO} = 3.3 \text{ V}$		28		mA
			$V_{CCO} = 2.5 \text{ V}$		20		
I_{OL}	Output Low Current (Sink)		$V_{CCO} = 3.3 \text{ V}$		28		mA
			$V_{CCO} = 2.5 \text{ V}$		20		
t_{R}	Output Rise Time 20% to 80% ⁽²⁷⁾⁽²⁸⁾	250 MHz, Uniform transmission line up to 10 in. with 50- Ω characteristic impedance, $R_L = 50 \text{ } \Omega$ to GND, $C_L \leq 5 \text{ pF}$			225	400	ps
t_{F}	Output Fall Time 80% to 20% ⁽²⁷⁾⁽²⁸⁾				225	400	ps
t_{EN}	Output Enable Time ⁽²⁹⁾	$C_L \leq 5 \text{ pF}$				3	cycles
t_{DIS}	Output Disable Time ⁽²⁹⁾					3	cycles

(23) Specification is ensured by characterization and is not tested in production.

(24) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: $J_{\text{ADD}} = \text{SQRT}(J_{\text{OUT}}^2 - J_{\text{SOURCE}}^2)$, where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: $J_{\text{ADD}} = \text{SQRT}(2 \cdot 10^{\text{dBc}/10} / (2 \cdot \pi \cdot f_{\text{CLK}}))$, where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: $\text{dBc} = \text{Noise Floor} + 10 \cdot \log_{10}(20 \text{ MHz} - 1 \text{ MHz})$. The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in [Typical Performance Characteristics](#).

(25) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is $\geq 10 \text{ MHz}$, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

(26) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

(27) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

(28) Parameter is specified by design, not tested in production.

(29) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.

Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V} \pm 5\%$, $V_{CCO} = 3.3\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$. Typical values represent most likely parametric norms at $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25\text{ }^{\circ}\text{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ⁽¹⁾ ⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
Propagation Delay and Output Skew							
t_{PD_PECL}	Propagation Delay CLKin-to-LVPECL ⁽³⁰⁾	$R_T = 160\ \Omega$ to GND, $R_L = 100\ \Omega$ differential, $C_L \leq 5\text{ pF}$	180	360	540	ps	
t_{PD_LVDS}	Propagation Delay CLKin-to-LVDS ⁽³⁰⁾	$R_L = 100\ \Omega$ differential, $C_L \leq 5\text{ pF}$	200	400	600	ps	
t_{PD_HCSL}	Propagation Delay CLKin-to-HCSL ⁽³¹⁾⁽³⁰⁾	$R_T = 50\ \Omega$ to GND, $C_L \leq 5\text{ pF}$	295	590	885	ps	
t_{PD_CMOS}	Propagation Delay CLKin-to-LVCMOS ⁽³¹⁾⁽³⁰⁾	$C_L \leq 5\text{ pF}$	$V_{CCO} = 3.3\text{ V}$	900	1475	2300	ps
			$V_{CCO} = 2.5\text{ V}$	1000	1550	2700	
$t_{SK(O)}$	Output Skew LVPECL/LVDS/HCSL ⁽³²⁾⁽³¹⁾⁽³³⁾	Skew specified between any two CLKouts with the same buffer type. Load conditions per output type are the same as propagation delay specifications.		30	50	ps	
$t_{SK(PP)}$	Part-to-Part Output Skew LVPECL/LVDS/HCSL ⁽³¹⁾⁽³⁰⁾⁽³³⁾			80	120	ps	

(30) Parameter is specified by design, not tested in production.

(31) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

(32) Specification is ensured by characterization and is not tested in production.

(33) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

Measurement Definitions

Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 2 illustrates the two different definitions side-by-side for inputs and Figure 3 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition show the DC levels, V_{IH} and V_{OL} (or V_{OH} and V_{OL}), that the non-inverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




Figure 2. Two Different Definitions for Differential Input Signals




Figure 3. Two Different Definitions for Differential Output Signals

Refer to Application Note AN-912 (literature number [SNLA036](#)), *Common Data Transmission Parameters and their Definitions*, for more information.

Typical Performance Characteristics

Unless otherwise specified: $V_{CC} = 3.3\text{ V}$, $V_{CCO} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

Typical Performance Characteristics (continued)

Unless otherwise specified: $V_{cc} = 3.3\text{ V}$, $V_{cco} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.

Typical Performance Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3\text{ V}$, $V_{CC0} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, CLKin driven differentially, input slew rate $\geq 3\text{ V/ns}$.

RMS Jitter vs. CLKin Slew Rate @ 156.25 MHz




Figure 16.

RMS Jitter vs. CLKin Slew Rate @ 625 MHz




Figure 17.

PSRR vs. Ripple Frequency @ 156.25 MHz




Figure 18.

PSRR vs. Ripple Frequency @ 312.5 MHz




Figure 19.

Propagation Delay vs. Temperature




Figure 20.

LVPECL Phase Noise @ 100 MHz




Figure 21.

Typical Performance Characteristics (continued)

Unless otherwise specified: V_{CC} = 3.3 V, V_{CC0} = 3.3 V, T_A = 25 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns.

LVDS Phase Noise @ 100 MHz




Figure 22.

HCSL Phase Noise @ 100 MHz




Figure 23.

Crystal Power Dissipation vs. R_{LIM}




Figure 24.

LVDS Phase Noise in Crystal Mode




Figure 25.

- (1) The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: J_{ADD} = SQRT(J_{OUT}² - J_{SOURCE}²).
- (2) 20 MHz crystal characteristics: Abracon ABL series, AT cut, C_L = 18 pF, C₀ = 4.4 pF measured (7 pF max), ESR = 8.5 Ω measured (40 Ω max), and Drive Level = 1 mW max (100 µW typical).
- (3) 40 MHz crystal characteristics: Abracon ABL2 series, AT cut, C_L = 18 pF, C₀ = 5 pF measured (7 pF max), ESR = 5 Ω measured (40 Ω max), and Drive Level = 1 mW max (100 µW typical).

APPLICATION INFORMATION

Driving the Clock Inputs

The LMK00308 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept AC- or DC-coupled 3.3V/2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in the [Electrical Characteristics](#). The device can accept a wide range of signals due to its wide input common mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V_{CM} range. Refer to [Termination and Use of Clock Drivers](#) for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the “Noise Floor vs. CLKin Slew Rate” and “RMS Jitter vs. CLKin Slew Rate” plots in [Typical Performance Characteristics](#).

While it is recommended to drive the CLKin/CLKin* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the [Electrical Characteristics](#). For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50 Ω load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in [Figure 26](#). The output impedance of the LVCMOS driver plus R_S should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




Figure 26. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC coupled to CLKinX as shown in [Figure 27](#). A 50- Ω load resistor should be placed near the CLKinX input for signal attenuation and line termination. Because half of the single-ended swing of the driver ($V_{O,PP} / 2$) drives CLKinX, CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing ($(V_{O,PP} / 2) \times 0.5$). The external bias voltage should be within the specified input common mode voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (R_{B1} and R_{B2}) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 27. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with a single-ended external clock as shown in Figure 28. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either differential input (CLKinX) since it offers higher operating frequency, better common mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 28. Driving OSCin with a Single-Ended Input

Crystal Interface

The LMK00308 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 29.




Figure 29. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 - 20 pF. While C_L is specified for the crystal, the OSCin input capacitance ($C_{IN} = 1$ pF typical) of the device and PCB stray capacitance ($C_{STRAY} \sim 1\text{--}3$ pF) can affect the discrete load capacitor values, C_1 and C_2 .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 * C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY} \tag{1}$$

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

$$C_L = C_1^2 / (2 * C_1) + C_{IN} + C_{STRAY} \tag{2}$$

Finally, solve for C_1 :

$$C_1 = (C_L - C_{IN} - C_{STRAY}) * 2 \tag{3}$$

Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL} , can be computed by:

$$P_{XTAL} = I_{RMS}^2 * R_{ESR} * (1 + C_0/C_L)^2$$

where

- I_{RMS} is the RMS current through the crystal.
 - R_{ESR} is the max. equivalent series resistance specified for the crystal
 - C_L is the load capacitance specified for the crystal
 - C_0 is the min. shunt capacitance specified for the crystal
- (4)

I_{RMS} can be measured using a current probe (e.g. Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 29, an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

Termination and Use of Clock Drivers

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
 - LVDS outputs are current drivers and require a closed current loop.
 - HCSL drivers are switched current outputs and require a DC path to ground via 50 Ω termination.
 - LVPECL outputs are open emitter and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the datasheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common mode voltage).

Termination for DC Coupled Differential Operation

For DC coupled operation of an LVDS driver, terminate with 100 Ω as close as possible to the LVDS receiver as shown in Figure 30.




Figure 30. Differential LVDS Operation, DC Coupling, No Biasing by the Receiver

For DC coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 31. Series resistors, R_s , may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50 Ω termination resistors.




Figure 31. HCSL Operation, DC Coupling

For DC coupled operation of an LVPECL driver, terminate with $50\ \Omega$ to $V_{CC0} - 2\text{ V}$ as shown in Figure 32. Alternatively terminate with a Thevenin equivalent circuit as shown in Figure 33 for V_{CC0} (output driver supply voltage) = 3.3 V and 2.5 V. In the Thevenin equivalent circuit, the resistor dividers set the output termination voltage (V_{TT}) to $V_{CC0} - 2\text{ V}$.




Figure 32. Differential LVPECL Operation, DC Coupling




Figure 33. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent

Termination for AC Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

When driving differential receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors; however the proper DC bias point needs to be established at both the driver side and the receiver side. The recommended termination scheme depends on whether the differential receiver has integrated termination resistors or not.

When driving a differential receiver without internal $100\ \Omega$ differential termination, the AC coupling capacitors should be placed between the load termination resistor and the receiver to allow a DC path for proper biasing of the LVDS driver. This is shown in Figure 34(a). The load termination resistor and AC coupling capacitors should be placed as close as possible to the receiver inputs to minimize stub length. The receiver can be biased internally or externally to a reference voltage within the receiver’s common mode input range through resistors in the kilo-ohm range.

When driving a differential receiver with internal 100 Ω differential termination, a source termination resistor should be placed before the AC coupling capacitors for proper DC biasing of the driver as shown in Figure 34(b). However, with a 100 Ω resistor at the source and the load (i.e. double terminated), the equivalent resistance seen by the LVDS driver is 50 Ω which causes the effective signal swing at the input to be reduced by half. If a self-terminated receiver requires input swing greater than 250 mVpp (differential) as well as AC coupling to its inputs, then the LVDS driver with the double-terminated arrangement in Figure 34(b) may not meet the minimum input swing requirement; alternatively, the LVPECL or HCSL output driver format with AC coupling is recommended to meet the minimum input swing required by the self-terminated receiver.

When using AC coupling with LVDS outputs, there may be a startup delay observed in the clock output due to capacitor charging. The examples in Figure 34 use 0.1 μF capacitors, but this value may be adjusted to meet the startup requirements for the particular application.




Figure 34. Differential LVDS Operation with AC Coupling to Receivers
(a) Without Internal 100 Ω Termination
(b) With Internal 100 Ω Termination

LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 160 Ω emitter resistors (or 91 Ω for Vcc = 2.5 V) close to the LVPECL driver to provide a DC path to ground as shown in Figure 38. For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is 2 V. Alternatively, a Thevenin equivalent circuit forms a valid termination as shown in Figure 35 for Vcc = 3.3 V and 2.5 V. Note: this Thevenin circuit is different from the DC coupled example in Figure 33, since the voltage divider is setting the input common mode voltage of the receiver.




Figure 35. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent

Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK00308 LVPECL driver of a CLKoutX/CLKoutX* pair, be sure to properly terminate the unused driver. When DC coupling one of the LMK00308 LVPECL drivers, the termination should be 50 Ω to V_{CC0} - 2 V as shown in Figure 36. The Thevenin equivalent circuit is also a valid termination as shown in Figure 37 for V_{CC0} = 3.3 V.




Figure 36. Single-Ended LVPECL Operation, DC Coupling




Figure 37. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent

When AC coupling an LVPECL driver use a 160 Ω emitter resistor (or 91 Ω for V_{CCO} = 2.5 V) to provide a DC path to ground and ensure a 50 Ω termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V. If the companion driver is not used, it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal 50 Ω termination the test equipment correctly terminates the LVPECL driver being measured as shown in Figure 38. When using only one LVPECL driver of a CLKoutX/CLKoutX* pair, be sure to properly terminated the unused driver.




Figure 38. Single-Ended LVPECL Operation, AC Coupling

Power Supply and Thermal Considerations

Current Consumption and Power Dissipation Calculations

The current consumption values specified in [Electrical Characteristics](#) can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V_{CC} core supply current (I_{CC_TOTAL}) can be calculated using Equation 5:

$$I_{CC_TOTAL} = I_{CC_CORE} + I_{CC_BANK_A} + I_{CC_BANK_B} + I_{CC_CMOS}$$

where

- I_{CC_CORE} is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I_{CC_BANK_A} is the current for Bank A and depends on output type (I_{CC_PECL}, I_{CC_LVDS}, I_{CC_HCSL}, or 0 mA if disabled).
- I_{CC_BANK_B} is the current for Bank B and depends on output type (I_{CC_PECL}, I_{CC_LVDS}, I_{CC_HCSL}, or 0 mA if disabled).
- I_{CC_CMOS} is the current for the LVCMOS output (or 0 mA if REFout is disabled).

Since the output supplies (V_{CCOA}, V_{CCOB}, V_{CCOC}) can be powered from 3 independent voltages, the respective output supply currents (I_{CCO_BANK_A}, I_{CCO_BANK_B}, and I_{CCO_CMOS}) should be calculated separately.

I_{CCO_BANK} for either Bank A or B can be directly taken from the corresponding output supply current spec (I_{CCO_PECL}, I_{CCO_LVDS}, or I_{CCO_HCSL}) **provided the output loading matches the specified conditions**. Otherwise, I_{CCO_BANK} should be calculated as follows:

$$I_{CCO_BANK} = I_{BANK_BIAS} + (N * I_{OUT_LOAD})$$

where

- I_{BANK_BIAS} is the output bank bias current (fixed value).
- I_{OUT_LOAD} is the DC load current per loaded output pair.
- N is the number of loaded output pairs per bank (N = 0 to 4).

Table 5 shows the typical I_{BANK_BIAS} values and I_{OUT_LOAD} expressions for LVPECL, LVDS, and HCSL.

For LVPECL, it is possible to use a larger termination resistor (R_T) to ground instead of terminating with $50\ \Omega$ to $V_{TT} = V_{CC} - 2\ \text{V}$; this technique is commonly used to eliminate the extra termination voltage supply (V_{TT}) and potentially reduce device power dissipation at the expense of lower output swing. For example, when V_{CC} is 3.3 V, a R_T value of $160\ \Omega$ to ground will eliminate the 1.3 V termination supply without sacrificing much output swing. In this case, the typical I_{OUT_LOAD} is 25 mA, so I_{CCO_PECL} for a fully-loaded bank reduces to 126.5 mA (vs. 132 mA with $50\ \Omega$ resistors to $V_{CC} - 2\ \text{V}$).

Table 5. Typical Output Bank Bias and Load Currents

Current Parameter	LVPECL	LVDS	HCSL
I_{BANK_BIAS}	26.5 mA	26 mA	4.8 mA
I_{OUT_LOAD}	$(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T$	0 mA (No DC load current)	V_{OH}/R_T

Once the current consumption is calculated for each supply, the total power dissipation (P_{TOTAL}) can be calculated as:

$$P_{TOTAL} = (V_{CC} * I_{CC_TOTAL}) + (V_{CCOA} * I_{CCO_BANK_A}) + (V_{CCOB} * I_{CCO_BANK_B}) + (V_{CCOC} * I_{CCO_CMOS}) \quad (7)$$

If the device configuration is configured with LVPECL and/or HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P_{RT_PECL} and P_{RT_HCSL}) and in any LVPECL termination voltages (P_{VTT_PECL}). The external power dissipation values can be calculated as follows:

$$P_{RT_PECL} \text{ (per LVPECL pair)} = (V_{OH} - V_{TT})^2/R_T + (V_{OL} - V_{TT})^2/R_T \quad (8)$$

$$P_{VTT_PECL} \text{ (per LVPECL pair)} = V_{TT} * [(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T] \quad (9)$$

$$P_{RT_HCSL} \text{ (per HCSL pair)} = V_{OH}^2 / R_T \quad (10)$$

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as follows:

$$P_{DEVICE} = P_{TOTAL} - N_1 * (P_{RT_PECL} + P_{VTT_PECL}) - N_2 * P_{RT_HCSL}$$

where

- N_1 is the number of LVPECL output pairs with termination resistors to V_{TT} (usually $V_{CC} - 2\ \text{V}$ or GND).
- N_2 is the number of HCSL output pairs with termination resistors to GND. (11)

Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate worst-case power dissipation. In this case, the maximum supply voltage and supply current values specified in [Electrical Characteristics](#) are used.

- $V_{CC} = V_{CCO} = 3.465\ \text{V}$. Max I_{CC} and I_{CCO} values.
- CLKin0/CLKin0* input is selected.
- Banks A and B are configured for LVPECL: all outputs terminated with $50\ \Omega$ to $V_T = V_{CC} - 2\ \text{V}$.
- REFout is enabled with 5 pF load.
- $T_A = 85\ ^\circ\text{C}$

Using the power calculations from the previous section and *maximum* supply current specifications, we can compute P_{TOTAL} and P_{DEVICE} .

- From [Equation 5](#): $I_{CC_TOTAL} = 10.5\ \text{mA} + 20\ \text{mA} + 20\ \text{mA} + 5.5\ \text{mA} = 56\ \text{mA}$
- From I_{CCO_PECL} max spec: $I_{CCO_BANK_A} = I_{CCO_BANK_B} = 160\ \text{mA}$
- From [Equation 7](#): $P_{TOTAL} = 3.465\ \text{V} * (56\ \text{mA} + 160\ \text{mA} + 160\ \text{mA} + 10\ \text{mA}) = 1337\ \text{mW}$
- From [Equation 8](#): $P_{RT_PECL} = ((2.57\ \text{V} - 1.47\ \text{V})^2/50\ \Omega) + ((1.72\ \text{V} - 1.47\ \text{V})^2/50\ \Omega) = 25.5\ \text{mW}$ (per output pair)
- From [Equation 9](#): $P_{VTT_PECL} = 1.47\ \text{V} * [((2.57\ \text{V} - 1.47\ \text{V}) / 50\ \Omega) + ((1.72\ \text{V} - 1.47\ \text{V}) / 50\ \Omega)] = 39.5\ \text{mW}$ (per output pair)
- From [Equation 10](#): $P_{RT_HCSL} = 0\ \text{mW}$ (no HCSL outputs)
- From [Equation 11](#): $P_{DEVICE} = 1337\ \text{mW} - (8 * (25.5\ \text{mW} + 39.5\ \text{mW})) - 0\ \text{mW} = 817\ \text{mW}$

In this worst-case example, the IC device will dissipate about 817 mW or 61% of the total power (1337 mW), while the remaining 39% will be dissipated in the LVPECL emitter resistors (204 mW for 8 pairs) and termination voltage (316 mW into $V_{CC} - 2\ \text{V}$). Based on θ_{JA} of $31.4\ ^\circ\text{C}/\text{W}$, the estimated die junction temperature would be about $26\ ^\circ\text{C}$ above ambient, or $111\ ^\circ\text{C}$ when $T_A = 85\ ^\circ\text{C}$.

Power Supply Bypassing

The Vcc and Vcco power supplies should have a high-frequency bypass capacitor, such as 0.1 uF or 0.01 uF, placed very close to each supply pin. 1 uF to 10 uF decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, etc. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00308, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00308, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the Vcco supply. The PSRR test setup is shown in Figure 39.




Figure 39. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the Vcco supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the Vcco pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on Vcco = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$DJ \text{ (ps pk-pk)} = [(2 \cdot 10^{(PSRR / 20)}) / (\pi \cdot f_{CLK})] \cdot 10^{12} \quad (12)$$

The “PSRR vs. Ripple Frequency” plots in [Typical Performance Characteristics](#) show the ripple-induced phase spur levels for the differential output types at 156.25 MHz and 312.5 MHz. The LMK00308 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range for all differential output types. The phase spur levels for LVPECL are below -64 dBc at 156.25 MHz and below -62 dBc at 312.5 MHz. Using [Equation 12](#), these phase spur levels translate to Deterministic Jitter values of 2.57 ps pk-pk at 156.25 MHz and 1.62 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for Vcco = 3.3 V under the same ripple amplitude and frequency conditions.

Thermal Management

Power dissipation in the LMK00308 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times θ_{JA} should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in [Figure 40](#). More information on soldering WQFN packages can be obtained at: <http://www.ti.com/packaging>.




Figure 40. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in [Figure 40](#) should connect these top and bottom copper layers and to the ground layer. These vias act as “heat pipes” to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

REVISION HISTORY

Changes from Revision B (February 2013) to Revision C	Page
• Changed 目标应用通过将附加应用添加到第二个和第三个着重号，并且从第一个着重号中删除高速和串行接口。	1
• Changed V_{CM} text to condition for V_{IH} to V_{CM} parameter group.	8
• Deleted V_{IH} min value from Electrical Characteristics table.	8
• Deleted V_{IL} max value from Electrical Characteristics table	8
• Added V_{LSE} parameter and spec limits with corresponding table note to Electrical Characteristics Table.	8
• Changed third paragraph in <i>Driving the Clock Inputs</i> section to include CLKIn* and LVCMOS text. Revised to better correspond with information in Electrical Characteristics Table	19
• Changed bypass cap text to signal attenuation text of the fourth paragraph in <i>Driving the Clock Inputs</i> section.	19
• Changed <i>Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing</i> image with revised graphic.	19
• Added text to second paragraph of <i>Termination for AC Coupled Differential Operation</i> to explain graphic update to <i>Differential LVDS Operation with AC Coupling to Receivers</i>	23
• Changed graphic for <i>Differential LVDS Operation, AC Coupling, No Biasing by the Receiver</i> and updated caption.	23

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00308SQ/NOPB	ACTIVE	WQFN	RTA	40	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K00308	Samples
LMK00308SQE/NOPB	ACTIVE	WQFN	RTA	40	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K00308	Samples
LMK00308SQX/NOPB	ACTIVE	WQFN	RTA	40	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K00308	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00308SQ/NOPB	WQFN	RTA	40	1000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
LMK00308SQE/NOPB	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
LMK00308SQX/NOPB	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00308SQ/NOPB	WQFN	RTA	40	1000	356.0	356.0	36.0
LMK00308SQE/NOPB	WQFN	RTA	40	250	208.0	191.0	35.0
LMK00308SQX/NOPB	WQFN	RTA	40	2500	356.0	356.0	36.0


RTA0040A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4214989/B 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTA0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X



SOLDER MASK DETAILS

4214989/B 02/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTA0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
70% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X

4214989/B 02/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司