









LMR43620-Q1, LMR43610-Q1 - OCTOBER 2020 - REVISED JANUARY 2024


LMR436x0-Q1 在 150°C T_{JMAX} 下 I_Q 小于 2.5µA 并采用 4mm² HotRod[™]QFN 封装的 36V、1A/2A 汽车类降压转换器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
 - 温度等级 1: -40°C 至 +125°C, T_A
- 功能安全型
 - 可提供用于功能安全系统设计的文档
- 在 1mA 时效率高于 85%
 - 在 13.5V_{IN}、固定 3.3V_{OUT} 下具有 1.2μA 的总非 开关 lo
- 微型设计尺寸和低组件成本
 - 具有可润湿侧翼的 2mm × 2mm HotRod™ 封装
 - 内部补偿
- 针对超低 EMI 要求进行了优化
 - 扩频可降低峰值发射
 - 符合 CISPR25 5 类标准
 - 轻负载下可通过 MODE/SYNC 引脚使用引脚可 选 FPWM 模式提供恒定频率
 - F_{SW} 与 MODE/SYNC 引脚同步
- 专为汽车应用而设计
 - 具有 40°C 至 +150°C 的结温范围
 - 支持 42V 的汽车负载突降
 - 提供 3V V_{IN} 用于汽车冷启动
 - 可调范围高达 95% 的 V_{IN},提供 3.3V 和 5V 固 定 Vour 选项
- 设计用于可扩展电源
 - 200kHz 至 2.2MHz(RT 引脚)可调节 F_{SW}
 - 与以下器件引脚兼容:
 - LMR36506-Q1 (65V, 600mA)
 - LMR36503-Q1 (65V, 30mA)

2 应用

- 高级驾驶辅助系统:雷达 ECU
- 信息娱乐系统和仪表组:音响主机、eCall
- 车身电子装置和照明



典型设计尺寸 (10mm × 10mm)

3 说明

LMR436x0-Q1 是业界超小型 36V、2A 和 1A 同步直 流/直流降压转换器,采用 2mm x 2mm HotRod 封装。 这款易于使用的转换器支持 3.0V 至 36V 的宽输入电压 范围,以及高达 42V 的瞬态电压。

LMR43620-Q1 是专为满足常开型汽车类应用的低待机 功耗要求而设计的。自动模式在轻负载下运行时会进行 频率折返, 在 V_{IN} 为 13.5V 时实现 1.5μA 的空载电流 消耗和高轻负载效率。PWM 和 PFM 模式之间的无缝 转换以及超低的 MOSFET 导通电阻确保在整个负载范 围内提供卓越的效率。


控制架构和功能集经过设计,可实现超小型解决方案尺 寸。该器件使用峰值电流模式控制,可最大限度地降低 输出电容。LMR436x0-Q1 使用双随机展频、低 EMI HotRod 封装和经过优化的引脚排列,更大程度地减小 了输入滤波器尺寸。MODE/SYNC 和 RT 引脚型号可 用于在 200kHz 至 2.2MHz 范围内设置或同步频率,以 避开噪声敏感频带。

LMR436x0-Q1 丰富的功能集旨在简化各种汽车类终端 设备的实施。

器件信息

器件型号 ⁽³⁾	额定电流	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
LMR43620-Q1	2A	RPE (VQFN-	2.00mm ×
LMR43610-Q1	1A	HR , 9)	2.00mm

- 有关更多信息,请参阅节11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。
- 请参阅器件比较表。



效率: V_{OUT} = 3.3V (固定值)、2.2MHz



Table of Contents

1 特性	1	8 Application and Implementation	28
2 应用		8.1 Application Information	28
3 说明		8.2 Typical Application	29
4 Device Comparison Table		8.3 Best Design Practices	41
5 Pin Configuration and Functions		8.4 Power Supply Recommendations	41
6 Specifications		8.5 Layout	
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	<mark>4</mark> 4
6.2 ESD Ratings		9.1 Device Support	44
6.3 Recommended Operating Conditions		9.2 Documentation Support	44
6.4 Thermal Information		9.3 接收文档更新通知	45
6.5 Electrical Characteristics	6	9.4 支持资源	45
6.6 System Characteristics		9.5 Trademarks	45
6.7 Typical Characteristics		9.6 静电放电警告	45
7 Detailed Description		9.7 术语表	45
7.1 Overview	. 10	10 Revision History	
7.2 Functional Block Diagram	. 11	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description	.12	Information	47
7.4 Device Functional Modes	.22	11.1 Mechanical Data	48




4 Device Comparison Table

ORDERABLE PART NUMBER (1)	OUTPUT CURRENT	OUTPUT VOLTAGE	EXTERNAL SYNC	F _{SW}	SPREAD SPECTRUM
LMR43620MSC3RPERQ1	2A	3.3V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	Yes
LMR43620MSC5RPERQ1	2A	5V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	Yes
LMR43620MC5RPERQ1	2A	5V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	No
LMR43620RS3QRPERQ1	2A	3.3V fixed / adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes
LMR43620RS5QRPERQ1	2A	5V fixed / adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes
LMR43610MSC3RPERQ1	1A	3.3V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	Yes
LMR43610MSC5RPERQ1	1A	5V fixed / adjustable	Yes (PFM/FPWM selectable)	Fixed 2.2MHz	Yes
LMR43610RS3QRPERQ1	1A	3.3V fixed / adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes
LMR43610RS5QRPERQ1	1A	5V fixed / adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes

⁽¹⁾ For more information on device orderable part numbers, see *Device Nomenclature*.



5 Pin Configuration and Functions



- See † 4 for more details. Pin 1 is factory-set for externally adjustable switching frequency RT variants only.
- Pin 1 factory-set for fixed switching frequency MODE/SYNC variants only.

图 5-1. 9-Pin (2mm × 2mm) VQFN-HR RPE Package (Top View)

表 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	1175	DESCRIPTION
1	RT or MODE/SYNC	А	For the RT variant, the switching frequency can be adjusted from 200kHz to 2.2MHz. For the MODE/SYNC variant, the switching frequency can operate in user-selectable PFM/FPWM mode and can be synchronized to an external clock. <i>Do not float this pin</i> .
2	PGOOD	А	Open-drain power-good flag output. Connect to a suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. This pin goes low when EN = low. This pin can be open or grounded when not used.
3	EN/UVLO	Α	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN. <i>Do not float this pin</i> .
4 VIN P		Р	Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and GND.
5	SW	Р	Regulator switch node. Connect to power inductor.
6	воот	Р	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100nF capacitor from this pin to the SW pin.
7	VCC	Р	Internal LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1µF capacitor from this pin to GND.
8	VOUT/FB	А	Fixed output options and adjustable output options are available with the VOUT/FB pin variant. Connect to the output voltage node for fixed VOUT. Connect to tap point of feedback voltage divider for adjustable VOUT. See 节 8.2.2.2.1 for how to select feedback resistor divider values. Check 节 4 for more details. <i>Do not float this pin.</i>
9	GND	G	Power ground terminal. Connect to system ground. Connect to C _{IN} with short, wide traces.
A = Ana	alog, P = Power, G = G	round	



6 Specifications

6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range (1)

	PARAMETER	MIN	MAX	UNIT
Voltages	VIN to GND	- 0.3	42	V
Voltages	SW to GND	- 0.3	V _{IN} + 0.3	V
Voltages	BOOT to SW	- 0.3	5.5	V
Voltages	VCC to GND	- 0.3	5.5	V
Voltages	VOUT/FB to GND	- 0.3	16	V
Voltages	SYNC/MODE or RT to GND	- 0.3	5.5	V
Voltages	PGOOD to GND	- 0.3	20	V
Voltages	EN to GND	- 0.3	42	V
Temperature	T _J , Junction temperature	- 40	150	°C
Temperature	T _{stg} , Storage temperature	- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Human-body model (HBM), per AE HBD ESD Classification Level 2 (1)		±2000	V
V _(ESD)		Charged-device model (CDM), per AEC Q100-011 CDM ESD clasiffication Level C5	±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of - 40°C to 150°C (unless otherwise noted)

		MIN	MAX	UNIT
V	Input voltage range for start-up	3.6	36	V
V _{IN}	Input voltage range after start-up	3.0	36	V
V _{OUT}	Output voltage range with adjustable output voltage setup	1	0.95 × VIN	V
I _{OUT}	LMR43620-Q1 continuous DC output current range	0	2	Α
I _{OUT}	LMR43610-Q1 continuous DC output current range	0	1	Α
TJ	Operating junction temperature	- 40	150	°C

提交文档反馈

6.4 Thermal Information

The value of R $_{\theta}$ JA in this table is only valid for comparison with other packages. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, a 4-layer PCB can achieve a R $_{\theta}$ JA= 50 $^{\circ}$ C/W.

		LMR436x0-Q1	
	THERMAL METRIC (1)	RPE (VQFN-HR)	UNIT
		9 PINS	
R ₀ JA	Junction-to-ambient thermal resistance for LMR43620MQ3EVM-2M	50	°C/W
R ₀ JA	Junction-to-ambient thermal resistance	84.4	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	47.5	°C/W
R ₀ JB	Junction-to-board thermal resistance	26.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.9	°C/W
ψ ЈВ	Junction-to-board characterization parameter	25.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics

6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of -40° C to +150°C, unless otherwise noted. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VO	LTAGE (VIN PIN)					
V	Input voltage rising threshold for start-up	Before start-up	3.2	3.35	3.5	V
V _{INMIN}	Input voltage falling threshold	Once operating	2.45	2.7	3	V
I _{SD(VIN)}	Shutdown quiescent current at VIN pin	EN = 0V		0.25	1	μΑ
I _{QVIN(nonsw)}	Non-switching input current; measured at VIN pin (1)	Fixed 5.0V V _{OUT} , V _{VOUT/FB} = 5.25V		1.6	3	μA
I _{QVIN(nonsw)}	Non-switching input current; measured at VIN pin (1)	Fixed 3.3V V _{OUT} , V _{VOUT/FB} = 3.47V		1.2	2.2	μΑ
ENABLE (EN	PIN)		•			
V _{EN-WAKE}	EN wakeup threshold		0.5	0.7	1	V
V _{EN-VOUT}	Precision enable rising threshold for V _{OUT}		1.16	1.23	1.3	V
V _{EN-HYST}	Enable hysteresis below V _{EN-VOUT}		0.3	0.35	0.4	V
I _{LKG-EN}	Enable pin input leakage current	V _{EN} = V _{IN} = 13.5V		10		nA
INTERNAL L	DO (VCC PIN)		•			
V _{CC}	VCC pin output voltage	V _{FB} = 0V, I _{VCC} = 1mA	3.1	3.3	3.45	V
VOLTAGE FI	EEDBACK (VOUT/FB PIN)		•			
V _{OUT}	Output voltage accuracy for fixed V _{OUT}	3.3V V _{OUT} , V _{IN} = 3.6V to 36V, FPWM Mode	3.27	3.3	3.33	V
V _{OUT}	Output voltage accuracy for fixed V _{OUT}	5V V _{OUT} , V _{IN} = 5.5V to 36V, FPWM Mode	4.94	5.00	5.06	V
V_{FB}	Internal reference voltage accuracy	V _{OUT} = 1V, V _{IN} = 3.0V to 36V, FPWM Mode	0.99	1.00	1.01	V
I _{FB(LKG)}	FB input current	Adjustable configuration, FB = 1V		10		nA
CURRENT L	IMITS					
I _{PEAKMAX}	High-side peak current limit	LMR43610-Q1	1.4	1.8	2.1	Α
I _{VALMAX}	Low-side valley current limit	LMR43610-Q1	0.85	1.1	1.4	Α
I _{PEAKMIN}	Minimum peak current limit	LMR43610-Q1, auto mode	0.17	0.27	0.4	Α
I _{NEGMIN}	Low-side valley current negative limit	LMR43610-Q1, FPWM mode	-1	-0.8	-0.6	Α
I _{PEAKMAX}	High-side peak current limit	LMR43620-Q1	2.8	3.4	3.9	Α
I _{VALMAX}	Low-side valley current limit	LMR43620-Q1	1.9	2.2	2.53	Α

Product Folder Links: LMR43620-Q1 LMR43610-Q1



6.5 Electrical Characteristics (续)

Limits apply over the recommended operating junction temperature range of -40°C to +150°C, unless otherwise noted. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{INI} = 13.5V$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{PEAKMIN}	Minimum peak current limit	LMR43620-Q1, auto mode	0.37	0.5	0.65	Α
I _{NEGMIN}	Negative current limit	LMR43620-Q1, FPWM mode	-1	-0.8	-0.6	Α
I _{zc}	Zero-cross current limit	Auto mode	30	80	135	mA
POWER GOO	DD (PGOOD PIN)					
PGD _{OV}	PGOOD upper threshold - rising	% of VOUT/FB (fixed or adj. output)	104	108	111	%
PGD _{UV}	PGOOD upper threshold - falling	% of VOUT/FB (fixed or adj. output)	89	91	94.2	%
	PGOOD recovery hysteresis for OV	% of VOUT/FB target regulation voltage	2	2.4	2.8	%
PGD _{HYST}	PGOOD recovery hysteresis for UV	% of VOUT/FB target regulation voltage	1.1	3.3	5.9	%
V _{PGD-VAL}	Minimum V _{IN} for PGOOD function	V _{EN} = 0V, R _{PGD PU} = 10k Ω			1.5	V
R _{PGD}	PGOOD ON resistance	V _{EN} = 3.3V, 200μA pull up current			100	Ω
R _{PGD}	PGOOD ON resistance	V _{EN} = 0V, 200μA pull up current			100	Ω
t _{RESET FILTER}	PGOOD deglitch delay at falling edge		25	40	75	μs
t _{PGOOD ACT}	Delay time to PGOOD high signal		1.35	2.5	4	ms
SOFT START						
t _{SS}	Time from first SW pulse to VOUT/FB at 90% of set point.		2	3.5	4.6	ms
t _{HICCUP}	Time in hiccup before retry soft start		30	50	75	ms
OSCILLATOR	R (SYNC/MODE PIN)					
t _{PULSE_H}	High duration needed to be recognized as a pulse		100			ns
t _{PULSE_L}	Low duration needed to be recognized as a pulse		100			ns
t _{SYNC}	High/Low level pulse maximum duration to be recognized as a valid clock signal				6	μs
t _{MODE}	Time at one level needed to indicate FPWM or auto mode		12.5			μs
f _{SYNC}	Frequency SYNC range		0.2		2.5	MHz
V _{MODE_L}	SYNC/MODE input voltage low level threshold		1			V
V _{MODE_H}	SYNC/MODE input voltage high level threshold				1.6	V
OSCILLATOR	(RT PIN)					
F _{SW(1MHz)}	Switching frequency with internal fixed 1MHz setting	RT pin tie to V _{CC}	0.9	1	1.1	MHz
F _{SW(2p2MHz)}	Switching frequency with fixed 2.2MHz	RT pin tied to GND	2.1	2.2	2.3	MHz
F _{SW(Adj)}	Accuracy of external frequency, 400kHz	R _{RT} = 39.2k Ω 0.1% resistor	0.34	0.4	0.46	MHz
SPREAD SPE	ECTRUM	1				
DeltaFc	Frequency increase/decrease from spread spectrum of internal oscillator	DRSS		±4		%
SWITCH NO	DE	1				1
t _{ON-MIN}	Minimum HS switch on-time	FPWM mode I _{OUT} = 1A, 2.2MHz fixed		65	75	ns
t _{OFF-MIN}	Minimum HS switch off-time			60	85	ns
t _{ON-MAX}	Maximum HS switch on-time	HS timeout in dropout	6	9	13	μs
POWER STA	GE					1 .
V _{BOOT_UVLO}	Voltage on BOOT pin compared to SW which will turnoff high-side switch			2.1		V

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

6.5 Electrical Characteristics (续)

Limits apply over the recommended operating junction temperature range of -40° C to +150°C, unless otherwise noted. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 13.5$ V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{DSON-HS}	High-side MOSFET on-resistance	Load = 1A		132	260	mΩ
R _{DSON-LS}	Low-side MOSFET on-resistance	Load = 1A		75	140	mΩ

⁽¹⁾ This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.

6.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to T_J = 25°C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of T_J = -40°C to 150°C. These specifications are not ensured by production testing.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUF	RENT				<u>'</u>	
ı	Input current to V _{IN}	V _{IN} = 13.5V, Fixed 3.3V V _{OUT} , I _{OUT} = 0A, auto mode		1.5		μΑ
I _{QVIN}	input current to V _{IN}	V _{IN} = 13.5V, Fixed 5V V _{OUT} , I _{OUT} = 0A, auto mode		2		μΑ
POWER STA	GE		<u>'</u>			
	Input to output voltage differential to	V _{OUT} = 3.3V, fixed 2.2MHz, I _{OUT} = 1A		0.2		V
V _{DROP1}	$\label{eq:continuous} \mbox{maintain V}_{\mbox{OUT}} \mbox{ regulation } \geqslant 95\%, \\ \mbox{with frequency foldback}$	V _{OUT} = 5V, fixed 2.2MHz, I _{OUT} = 1A		0.2		V
V	Input to output voltage differential to maintain V_{OUT} regulation \geqslant 95% and $F_{SW} \geqslant$ 1.85MHz	V _{OUT} = 3.3V, fixed 2.2MHz, I _{OUT} = 1A		0.7		V
V _{DROP2}	Input to output voltage differential to maintain V_{OUT} regulation \geqslant 95% and $F_{SW} \geqslant$ 1.85MHz	V _{OUT} = 5V, fixed 2.2MHz trim, I _{OUT} = 1A		0.9		V
D	Maximum autitals duty avala	While in frequency fold-back		98		%
D_{MAX}	Maximum switch duty cycle	F _{sw} = 1.85MHz, V _{OUT} = 5.0V, I _{OUT} = 1A		87		%
R _{FBPARA(min)}	Minimum value of the parallel feedback resistors: R _{FBT} //R _{FBB}			5		kΩ
PROTECTIO	N		-			
T _{SD(trip)}	Thermal shutdown temperature	Shutdown temperature	158	168	186	°C
T _{SD(hyst)}	Thermal shutdown temperature	Recovery temperature		15	20	°C

Product Folder Links: LMR43620-Q1 LMR43610-Q1



6.7 Typical Characteristics

Unless otherwise specified, the following conditions apply: $T_A = 25$ °C, $V_{IN} = 13.5$ V



7 Detailed Description

7.1 Overview

10

提交文档反馈

The LMR436x0-Q1 is a wide input, low-quiescent current, high-performance regulator that can operate over a wide range of duty ratio and switching frequencies, including sub-AM band at 400kHz and above AM band at 2.2MHz. During wide input transients, if the minimum on time or the minimum off time cannot support the desired duty ratio at the higher switching frequency settings, the switching frequency is reduced automatically, allowing the LMR436x0-Q1 to maintain the output voltage regulation. With an internally compensated design optimized for minimal output capacitors, the system design process with the LMR436x0-Q1 is simplified significantly compared to other buck regulators available in the market.

The LMR436x0-Q1 is designed to minimize external component cost and design size while operating in all demanding automotive environments. The LMR436x0-Q1 family includes variants that can be set up to operate over a wide switching frequency range, from 200kHz to 2.2MHz, with the correct resistor selection from the RT pin to ground. To further reduce system cost, the PGOOD output feature with built-in delayed release allows the elimination of the reset supervisor in many applications.


The LMR436x0-Q1 family is designed to reduce EMI/EMC emissions. The design includes a dual random spread spectrum switching frequency dithering scheme, has no bond-wire flip-chip on the lead (HotRod) package, and is available with the MODE/SYNC feature (select variants), allowing synchronization to an external clock, when available. Together, these features eliminate the need for any common-mode choke or shielding or any elaborate input filter design scheme, greatly reducing the complexity and cost of the EMI/EMC mitigation measures.

The LMR436x0-Q1 comes in an ultra-small 2mm × 2mm QFN package with wettable flanks, allowing for quick optical inspection along with specially designed corner anchor pins for reliable board level solder connections.

Product Folder Links: LMR43620-Q1 LMR43610-Q1



7.2 Functional Block Diagram



7.3 Feature Description

12

7.3.1 Enable, Start-Up, and Shutdown

Voltage at the EN pin controls the start-up or remote shutdown of the LMR436x0-Q1 family of devices. The part stays shut down as long as the EN pin voltage is less than $V_{EN-WAKE} = 0.5V$. During shutdown, the input current drawn by the device typically drops down to $0.25\mu A$ ($V_{IN} = 13.5V$). With the voltage at the EN pin greater than $V_{EN-WAKE}$, the device enters device standby mode and the internal LDO powers up to generate VCC. As the EN voltage increases further, approaching $V_{EN-VOUT}$, the device finally starts to switch, entering start-up mode with a soft start. During the device shutdown process, when the EN input voltage measures less than ($V_{EN-VOUT} - V_{EN-HYST}$), the regulator stops switching and re-enters device standby mode. Any further decrease in the EN pin voltage, below $V_{EN-WAKE}$, and the device is then firmly shut down. The high-voltage compliant EN input pin can be connected directly to the V_{IN} input pin if remote precision control is not needed. The EN input pin must not be allowed to float. The various EN threshold parameters and the values are listed in *Electrical Characteristics*. T-2 shows the precision enable behavior and T-3 shows a typical remote EN start-up waveform in an application. After EN goes high, after a delay of about 2.5ms, the output voltage begins to rise with a soft start and reaches close to the final value in about 3.5ms (t_{SS}). After a delay of about 2.5ms (t_{PGOOD_ACT}), the PGOOD flag goes high. During start-up, the device is not allowed to enter FPWM mode until the soft-start time has elapsed. This time is measured from the rising edge of EN. Check t 8.2.2.9 for component selection.




图 7-1. VIN UVLO Using the EN Pin

Product Folder Links: LMR43620-Q1 LMR43610-Q1




图 7-2. Precision Enable Behavior




图 7-3. Enable Start-Up V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 2A

7.3.2 External CLK SYNC (with MODE/SYNC)

It is often desirable to synchronize the operation of multiple regulators in a single system, resulting in a well-defined system level performance. The select variants in the LMR436x0-Q1 with the MODE/SYNC pin allow the power designer to synchronize the device to a common external clock. The LMR436x0-Q1 implements an in-phase locking scheme, where the rising edge of the clock signal, provided to the MODE/SYNC pin of the LMR436x0-Q1, corresponds to the turning on of the high-side device. The external clock synchronization is implemented using a phase locked loop (PLL), eliminating any large glitches. The external clock fed into the LMR436x0-Q1 replaces the internal free-running clock, but does not affect any frequency foldback operation. Output voltage continues to be well-regulated. The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

The MODE/SYNC input pin in the LMR436x0-Q1 can operate in one of three selectable modes:

- Auto mode: Pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See # 7.4.3.2 for more details.
- FPWM mode: In FPWM mode, diode emulation is disabled, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current. See † 7.4.3.3 for more details.
- SYNC mode: The internal clock locks to an external signal applied to the MODE/SYNC pin. As long as output
 voltage can be regulated at full frequency and is not limited by minimum off time or minimum on time, clock
 frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in
 SYNC mode, it operates as though in FPWM mode: diode emulation is disabled, allowing the frequency
 applied to the MODE/SYNC pin to be matched without a load.

7.3.2.1 Pulse-Dependent MODE/SYNC Pin Control

Most systems that require more than a single mode of operation from the LMR436x0-Q1 are controlled by digital circuitry such as a microprocessor. These systems can generate dynamic signals easily but have difficulty generating multi-level signals. Pulse-dependent MODE/SYNC pin control is useful with these systems. To initiate pulse-dependent MODE/SYNC pin control, a valid sync signal must be applied. 表 7-1 shows a summary of the pulse dependent mode selection settings.

表 7-1. Pulse-Dependent Mode Selection Settings

MODE/SYNC INPUT	MODE
> V _{MODE_H}	FPWM with spread spectrum factory setting
< V _{MODE_L}	Auto mode with spread spectrum factory setting
Synchronization Clock	SYNC mode

图 7-4 shows the transition between auto mode and FPWM mode while in pulse-dependent MODE/SYNC control. The LMR436x0-Q1 transitions to a new mode of operation after the time, t_{MODE}. 图 7-4 and 图 7-5 show the details.




图 7-4. Transition from Auto Mode and FPWM Mode

If MODE/SYNC voltage remains constant longer than t_{MODE} , the LMR436x0-Q1 enters either auto mode or FPWM mode with spread spectrum turned on (if factory setting is enabled) and MODE/SYNC continues to operate in pulse-dependent scheme.




图 7-5. Transition from SYNC Mode to Auto Mode

Product Folder Links: LMR43620-Q1 LMR43610-Q1




图 7-6. Transition from SYNC Mode to FPWM Mode

7.3.3 Adjustable Switching Frequency (with RT)

The select variants in the LMR436x0-Q1 family with the RT pin allow the power designers to set any desired operating frequency between 200kHz and 2.2MHz in the applications. See 图 7-7 to determine the resistor value needed for the desired switching frequency. The RT pin and the MODE/SYNC pin variants share the same pin location. The power supply designer can either use the RT pin variant and adjust the switching frequency of operation as warranted by the application or use the MODE/SYNC variant and synchronize to an external clock signal. See 表 7-2 for selection on programming the RT pin.

表 7-2. RT Pin Setting

RT INPUT	SWITCHING FREQUENCY	
VCC	1MHz	
GND	2.2MHz	
RT resistor to GND	Adjustable according to 图 7-7	
Float (Not Recommended)	No switching	

方程式 1 can be used to calculate the value of RT for a desired frequency.

$$RT = \frac{18286}{Fsw^{1.021}} \tag{1}$$

where

- RT is the frequency setting resistor value (k Ω).
- F_{SW} is the switching frequency.




图 7-7. RT Values vs Frequency

7.3.4 Power-Good Output Operation

The power-good feature using the PGOOD pin of the LMR436x0-Q1 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output remains low under device fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

filter prevents false flag operation for any short duration excursions in the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{RESET_FILTER} do not trip the power-good flag. Power-good operation can best be understood in reference to \boxtimes 7-8. \bigcirc 7-3 gives a more detailed breakdown of the PGOOD operation. Here, $V_{PGD_{UV}}$ is defined as the PGD_{UV} scaled version of V_{OUT} (target regulated output voltage) and $V_{PGD_{HYST}}$ as the PGD_{HYST} scaled version of V_{OUT} , where both PGD_{UV} and PGD_{HYST} are listed in *Electrical Characteristics*. During the initial power up, a total delay of 6 ms (typical) is encountered from the time $V_{EN-VOUT}$ is triggered to the time that the power-good is flagged high. This delay only occurs during the device start-up and is not encountered during any other normal operation of the power-good function. When EN is pulled low, the power-good flag output is also forced low. With EN low, power-good remains valid as long as the input voltage ($V_{PGD-VAL}$ is \ge 1.5V (maximum)).

The power-good output scheme consists of an open-drain n-channel MOSFET, which requires an external pullup resistor connected to a suitable logic supply. It can also be pulled up to either V_{CC} or V_{OUT} through an appropriate resistor, as desired. If this function is not needed, the PGOOD pin can be open or grounded. Limit the current into this pin to ≤ 4 mA.




图 7-8. Power-Good Operation (OV Events Not Included)

表 7-3. Fault Conditions for PGOOD (Pull Low)

7.3.5 Internal LDO, VCC, and VOUT/FB Input

The LMR436x0-Q1 uses the internal LDO output and the VCC pin for all internal power supply. The VCC pin draws power either from the V_{IN} (in adjustable output variants) or the VOUT/FB (in fixed-output variants). In the fixed output variants, after the LMR436x0-Q1 is active but has yet to regulate, the VCC rail continues to draw power from the input voltage, V_{IN} , until the VOUT/FB voltage reaches > 3.3V (or when the device has reached steady-state regulation post the soft start). The VCC rail typically measures 3.3V in both adjustable and fixed output variants. During start-up, VCC momentarily exceeds the normal operating voltage, then drops to the normal operating voltage.



7.3.6 Bootstrap Voltage and V_{BOOT-UVLO} (BOOT Terminal)

The high-side switch driver circuit requires a bias voltage higher than VIN to make sure the HS switch is turned ON. The capacitor connected between BOOT and SW works as a charge pump to boost voltage on the BOOT terminal to (SW+VCC). The boot diode is integrated on the LMR436x0-Q1 die to minimize physical design size. TI recommends a 100nF capacitor rated for 10V or higher for CBOOT. The BOOT rail has a UVLO setting. This UVLO has a threshold of $V_{BOOT-UVLO}$ and is typically set at 2.1V. If the CBOOT capacitor is not charged above this voltage with respect to the SW pin, then the part initiates a charging sequence, turning on the low-side switch before attempting to turn on the high-side device.

7.3.7 Output Voltage Selection

In the LMR436x0-Q1 family, an adjustable output or fixed output voltage option is configurable for every device variant (see 节 4). For an adjustable output, the user needs an external resistor divider connection between the output voltage node, the device FB pin, and the system GND, as shown in 图 7-9. The adjustable output voltage operation uses a 1V internal reference voltage. Refer to section 节 8.2.2.2.1 for more details on how to adjust the output voltage.

When using the fixed-output configuration from the LMR436x0-Q1 family, simply connect the FB pin (identified as VOUT/FB pin for fixed-output variants in the rest of the data sheet) to the system output voltage node. See † 4 for more details.




图 7-9. Setting Output Voltage for Adjustable Output Variant

In an adjustable output voltage configuration, an addition feedforward capacitor, C_{FF} , in parallel with the R_{FBT} , can be used to optimize the phase margin and transient response. See \ddagger 8.2.2.8 for more details. No additional resistor divider or feedforward capacitor is needed in fixed-output variants.

7.3.8 Spread Spectrum

In the LMR436x0-Q1 family of devices, spread spectrum is a factory option. To find which parts have spread spectrum enabled, see the *Device Comparison Table*.

Spread spectrum eliminates peak emissions at specific frequencies by spreading these peaks across a wider range of frequencies than a part with fixed-frequency operation. The LMR436x0-Q1 implements a modulation pattern designed to reduce low frequency-conducted emissions from the first few harmonics of the switching frequency. The pattern can also help reduce the higher harmonics that are more difficult to filter, which can fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The LMR436x0-Q1 uses a spread of frequencies which can spread energy smoothly across the FM and TV bands. The device implements dual random spread spectrum (DRSS). DRSS is a combination of a triangular frequency spreading pattern and pseudorandom frequency hopping. The combination allows the spread spectrum to be very effective at spreading the energy at the following:

- Fundamental switching harmonic with slow triangular pattern
- · High frequency harmonics with additional pseudo-random jumps at the switching frequency

The advantage of DRSS is the equivalent harmonic attenuation in the upper frequencies with a smaller fundamental frequency deviation. This reduces the amount of input current and output voltage ripple that is introduced at the modulating frequency. Additionally, the LMR436x0-Q1 also allows the user to further reduce the output voltage ripple caused by the spread spectrum modulating pattern.

The spread spectrum is only available while the clock of the device is free running at the natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- The clock is slowed due to operation at low-input voltage this is operation in dropout.
- The clock is slowed under light load in auto mode. Note that if you are operating in FPWM mode, spread spectrum can be active, even if there is no load.
- The clock is slowed due to high input to output voltage ratio. This mode of operation is expected if on time reaches minimum on time. See the *Electrical Characteristics*.
- The clock is synchronized with an external clock.

7.3.9 Soft Start and Recovery from Dropout

When designing with the LMR436x0-Q1, slow rise in output voltage due to recovery from dropout and soft start must be considered as a two separate operating conditions, as shown in ☒ 7-10 and ☒ 7-11. Soft start is triggered by any of the following conditions:

- Power is applied to the VIN pin of the device, releasing undervoltage lockout.
- · EN is used to turn on the device.
- · Recovery from shutdown due to overtemperature protection

After soft start is triggered, the IC takes the following actions:

- The reference used by the IC to regulate output voltage is slowly ramped up. The net result is that output voltage, if previously 0V, takes t_{SS} to reach 90% of the desired value.
- Operating mode is set to auto mode of operation, activating the diode emulation mode for the low-side MOSFET. This allows start-up without pulling the output low. This is true even when there is a voltage already present at the output during a pre-bias start-up.




图 7-10. Soft Start With and Without Pre-bias Voltage

7.3.9.1 Recovery from Dropout

Any time the output voltage falls more than a few percent, output voltage ramps up slowly. This condition, called graceful recovery from dropout in this document, differs from soft start in two important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the existing output voltage.
- If the device is set to FPWM, the device continues to operate in that mode during the recovery from dropout. If output voltage were to suddenly be pulled up by an external supply, the LMR436x0-Q1 can pull down on the output. Note that all protections that are present during normal operation are in place, preventing any catastrophic failure if output is shorted to a high voltage or ground.




图 7-11. Recovery from Dropout




图 7-12. Typical Output Recovery from Dropout from 8V to 4V

English Data Sheet: SNVSBE0

Whether output voltage falls due to high load or low input voltage, after the condition that causes output to fall below the set point is removed, the output climbs at the same speed as during start-up. 🛚 7-12 shows an example of this behavior.

7.3.10 Current Limit and Short Circuit

The LMR436x0-Q1 is protected from overcurrent conditions by cycle-by-cycle current limiting on both high-side (HS) and low-side (LS) MOSFETs.

High-side MOSFET overcurrent protection is implemented by the typical peak-current mode control scheme. The HS switch current is sensed when the HS is turned on after a short blanking time. The HS switch current is compared to either the minimum of a fixed current set point or the output of the internal error amplifier loop minus the slope compensation every switching cycle. Because the output of the internal error amplifier loop has a maximum value and slope compensation increases with duty cycle, HS current limit decreases with increased duty factor if duty factor is typically above 35%.

When the LS switch is turned on, the current going through it is also sensed and monitored. Like the high-side device, the low-side device has a turn-off commanded by the internal error amplifier loop. In the case of the lowside device, turn-off is prevented if the current exceeds this value, even if the oscillator normally starts a new switching cycle. Also like the high-side device, there is a limit on how high the turn-off current is allowed to be. This is called the low-side current limit, I_{VALMAX}. If the LS current limit is exceeded, the LS MOSFET stays on and the HS switch is not to be turned on. The LS switch is turned off after the LS current falls below this limit and the HS switch is turned on again as long as at least one clock period has passed since the last time the HS device has turned on.




图 7-13. Current Limit Waveforms

Because the current waveform assumes values between I_{PEAKMAX} and I_{VALMAX}, the maximum output current is very close to the average of these two values unless duty factor is very high. After operating in current limit, hysteretic control is used and current does not increase as output voltage approaches zero.

If duty factor is very high, current ripple must be very low to prevent instability. Because current ripple is low, the part is able to deliver full current. The current delivered is very close to I_{VALMAX}.




图 7-14. Output Voltage Versus Output Current

Product Folder Links: LMR43620-Q1 LMR43610-Q1

Copyright © 2024 Texas Instruments Incorporated

Under most conditions, current is limited to the average of $I_{PEAKMAX}$ and I_{VALMAX} . If input voltage is low, current can be limited to approximately I_{VALMAX} . Also note that the maximum output current does not exceed the average of $I_{PEAKMAX}$ and I_{VALMAX} . After the overload is removed, the part recovers as though in soft start.

7.3.11 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal switches when the device junction temperature exceeds 168°C (typical). Thermal shutdown does not trigger below 158°C (minimum). After thermal shutdown occurs, hysteresis prevents the part from switching until the junction temperature drops to approximately 153°C (typical). When the junction temperature falls below 153°C (typical), the LMR436x0-Q1 attempts another soft start.

While the LMR436x0-Q1 is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the part is disabled due to high junction temperature. The LDO only provides a few milliamperes during thermal shutdown.

7.3.12 Input Supply Current

The LMR436x0-Q1 is designed to have very low input supply current when regulating light loads. This is achieved by powering much of the internal circuitry from the output. The VOUT/FB pin in the fixed-output voltage variants is the input to the LDO that powers the majority of the control circuits. By connecting the VOUT/FB input pin to the output node of the regulator, a small amount of current is drawn from the output. This current is reduced at the input by the ratio of V_{OUT}/V_{IN} as described in 58 \pm 2.

$$I_{QVIN} = I_Q + I_{EN} + I_{BIAS} \times \frac{V_{OUT}}{\eta_{eff} \times V_{IN}}$$
 (2)

where

- I_{QVIN} is the total standby (switching) current consumed by the operating (switching) buck converter when unloaded.
- I_O is the current drawn from the V_{IN} terminal.
- I_{EN} is current drawn by the EN terminal. Include this current if EN is connected to VIN. Check I_{LKG-EN} in *Electrical Characteristics* for I_{EN}.
- I_{BIAS} is bias current drawn by the BIAS LDO.
- η_{eff} is the light-load efficiency of the buck converter with I_{QVIN} removed from the input current of the buck converter. $\eta_{\text{eff}} = 0.8$ is a conservative value that can be used under normal operating conditions.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage is below 0.7V (typical), both the converter and the internal LDO have no output voltage and the part is in shutdown mode. In shutdown mode, the quiescent current drops to typically 250nA.

7.4.2 Standby Mode

The internal LDO has a lower EN threshold than the output of the converter. When the EN pin voltage is above 1V (maximum) and below the precision enable threshold for the output voltage, the internal LDO regulates the VCC voltage at 3.3V typical. The internal power MOSFETs of the SW node remain off unless the voltage on EN pin goes above the precision enable threshold. The LMR436x0-Q1 also employs UVLO protection.

7.4.3 Active Mode

The LMR436x0-Q1 is in active mode whenever the EN pin is above V_{EN-VOUT}, V_{IN} is high enough to satisfy V_{INMIN}, and no other fault conditions are present. The simplest way to enable the operation is to connect the EN pin to V_{IN} , which allows self start-up when the applied input voltage exceeds the minimum V_{INMIN} .

In active mode, depending on the load current, input voltage, and output voltage, the LMR436x0-Q1 is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the inductor current ripple
- Auto mode Light Load Operation: PFM when switching frequency is decreased at very light load
- FPWM mode Light Load Operation: Continuous conduction mode (CCM) when the load current is lower than half of the inductor current ripple
- Minimum on time: At high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: When switching frequency is reduced to minimize voltage dropout

7.4.3.1 CCM Mode

The following operating description of the LMR436x0-Q1 refers to 节 7.2 and to the waveforms in 图 7-15. In CCM, the LMR436x0-Q1 supplies a regulated output voltage by turning on the internal high-side (HS) and lowside (LS) switches with varying duty cycle (D). During the HS switch on time, the SW pin voltage, VSW, swings up to approximately V_{IN}, and the inductor current, i_L, increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time, t_{OFF}, the LS switch is turned on. Inductor current discharges through the LS switch, which forces the V_{SW} to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = T_{ON} / T_{SW}$$
 (3)

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} / V_{IN}$$
 (4)

Product Folder Links: LMR43620-Q1 LMR43610-Q1




图 7-15. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

7.4.3.2 Auto Mode - Light-Load Operation

The LMR436x0-Q1 can have two behaviors while lightly loaded. One behavior, called auto mode operation, allows for seamless transition between normal current mode operation while heavily loaded and highly efficient light-load operation. The other behavior, called FPWM mode, maintains full frequency even when unloaded. Which mode the LMR436x0-Q1 operates in depends on which variant from this family is selected. Note that all parts operate in FPWM mode when synchronizing frequency to an external signal.

The light-load operation is employed in the LMR436x0-Q1 only in auto mode. The light load operation employs two techniques to improve efficiency:

- Diode emulation, which allows DCM operation. See


 ▼ 7-16.
- Frequency reduction. See \(\bigsim 7-16. \)

Note that while these two features operate together to improve light load efficiency, they operate independently.

7.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor which requires a lower frequency needed to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, frequency must be reduced to near zero to maintain regulation.






In auto mode, the low-side device is turned off after SW node current is near zero. As a result, after output current is less than half of what inductor ripple is in CCM, the part operates in DCM which is equivalent to the statement that diode emulation is active.

图 7-16. PFM Operation

The LMR436x0-Q1 has a minimum peak inductor current setting (see I_{PEAKMIN} in *Electrical Characteristics*) while in auto mode. After current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called PFM mode regulation.

7.4.3.2.2 Frequency Reduction

The LMR436x0-Q1 reduces frequency whenever output voltage is high. This function is enabled whenever the internal error amplifier compensation output, COMP, an internal signal, is low and there is an offset between the regulation set point of VOUT/FB and the voltage applied to VOUT/FB. The net effect is that there is larger output impedance while lightly loaded in auto mode than in normal operation. Output voltage must be approximately 1% high when the part is completely unloaded.



In auto mode, after output current drops below approximately 1/10th the rated current of the part, output resistance increases so that output voltage is 1% high while the buck is completely unloaded.


图 7-17. Steady State Output Voltage Versus Output Current in Auto Mode

In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on V_{OUT} . If the DC offset on V_{OUT} is not acceptable, a dummy load at V_{OUT} or FPWM mode can be used to reduce or eliminate this offset.



7.4.3.3 FPWM Mode - Light-Load Operation

In FPWM mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry, see *Electrical Characteristics* for reverse current limit values.



In FPWM mode, Continuous Conduction (CCM) is possible even if I_{OUT} is less than half of I_{ripple}

图 7-18. FPWM Mode Operation


For all devices, in FPWM mode, frequency reduction is still available if output voltage is high enough to command minimum on time even while lightly loaded, allowing good behavior during faults which involve output being pulled up.

7.4.3.4 Minimum On-Time (High Input Voltage) Operation

The LMR436x0-Q1 continues to regulate output voltage even if the input-to-output voltage ratio requires an on time less than the minimum on time of the chip with a given clock setting. This is accomplished using valley current control. At all times, the compensation circuit dictates both a maximum peak inductor current and a maximum valley inductor current. If for any reason, valley current is exceeded, the clock cycle is extended until valley current falls below that determined by the compensation circuit. If the converter is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate using peak current only. If the input-to-output voltage ratio is too high, such that the inductor current peak value exceeds the peak command dictated by compensation, the high-side device cannot be turned off quickly enough to regulate output voltage. As a result, the compensation circuit reduces both peak and valley current. After a low enough current is selected by the compensation circuit, valley current matches that being commanded by the compensation circuit. Under these conditions, the low-side device is kept on and the next clock cycle is prevented from starting until inductor current drops below the desired valley current. Because on time is fixed at the minimum value, this type of operation resembles that of a device using a Constant On-Time (COT) control scheme; see

7-19.






In valley control mode, minimum inductor current is regulated, not peak inductor current.

图 7-19. Valley Current Mode Operation

7.4.3.5 Dropout


Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. After this limit is reached as shown in \$\mathbb{Z}\$ 7-21 if clock frequency was to be maintained, the output voltage falls. Instead of allowing the output voltage to drop, the LMR436x0-Q1 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle after peak inductor current is achieved or after a pre-determined maximum on time, ton-MAX, of approximately 9µs passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. As shown in \$\mathbb{Z}\$ 7-20, if input voltage is low enough so that output voltage cannot be regulated even with an on time of ton-MAX, output voltage drops to slightly below the input voltage by VDROP. For additional information on recovery from dropout, refer to \$\mathbb{Z}\$ 7-11.



Output voltage and frequency versus input voltage: If there is little difference between input voltage and output voltage setting, the IC reduces frequency to maintain regulation. If input voltage is too low to provide the desired output voltage at approximately 110kHz, input voltage tracks output voltage.

图 7-20. Frequency and Output Voltage in Dropout





Switching waveforms while in dropout. Inductor current takes longer than a normal clock to reach the desired peak value. As a result, frequency drops. This frequency drop is limited by $t_{\text{ON-MAX}}$.

图 7-21. Dropout Waveforms



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information


The LMR436x0-Q1 step-down DC-to-DC converters are typically used to convert a higher DC voltage to a lower DC voltage. LMR43620-Q1 supports a maximum output current of 2A while the LMR43610-Q1 supports a maximum output current of 1A. The following design procedure can be used to select components for the LMR43620-Q1. The design procedure can also be used to select components for the LMR43610-Q1 by limiting the maximum output current to 1A.

备注

All of the capacitance values given in the following application information refer to effective values unless otherwise stated. The effective value is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum effective capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made to make sure that the minimum value of effective capacitance is provided.

8.2 Typical Application

图 8-1 shows a typical application circuit for the LMR436x0-Q1. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick-start guide, 表 8-1 and 表 8-2 provide typical component values for a range of the most common output voltages.



- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2MHz switching frequency. See † 7.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency frequency MODE/SYNC variants only. Tying this pin to GND results in AUTO mode. See 节 7.3.2 for details.

图 8-1. Example Application Circuit

表 8-1. Typical External Component Values for Adjustable Output LMR43620-Q1

						•		
f _{Sw} (1) (2) (kHz)	V _{OUT} (V)	L (µH)	NOMINAL C _{OUT} (RATED CAPACITANCE)	R _{FBT} ⁽³⁾ (k Ω)	R _{FBB} (kΩ)	C _{IN}	Своот	C _{VCC}
400	3.3	10	3 × 22µF	33.2	14.3	4.7µF + 1 × 100nF	100nF	1µF
2200	3.3	2.2	2 × 22µF	33.2	14.3	4.7µF + 1 × 100nF	100nF	1µF
400	5	10	3 × 22µF	49.9	12.4	4.7µF + 1 × 100nF	100nF	1µF
2200	5	2.2	2 × 22µF	49.9	12.4	4.7µF + 1 × 100nF	100nF	1µF

- (1) Inductor values are calculated based on typical $V_{IN} = 12V$.
- (2) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see 节 7.3.3. For MODE/SYNC devices see 节 7.3.2.
- (3) For R_{FBT} and R_{FBB} values outside the range stated above, see 节 8.2.2.2.1.

表 8-2. Typical External Component Values for Fixed Output LMR43620-Q1

f _{SW} (1) (2) (kHz)	V _{OUT} (V)	L (µH)	NOMINAL C _{OUT} (RATED CAPACITANCE)	R _{FBT} (kΩ)	R _{FBB} ⁽³⁾ (k Ω)	C _{IN}	С _{воот}	C _{VCC}
400	3.3	10	3 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF
2200	3.3	2.2	2 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF
400	5	10	3 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF
2200	5	2.2	2 × 22µF	0	DNP	4.7µF + 1 × 100nF	100nF	1µF

- (1) Inductor values are calculated based on typical $V_{IN} = 13.5V$.
- (2) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see 节 7.3.3. For MODE/SYNC devices see 节 7.3.2.
- (3) DNP = Do Not Populate

提交文档反馈



8.2.1 Design Requirements

节 8.2.2 provides a detailed design procedure based on 表 8-3.

表 8-3. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage	12V, (4V to 36V)	
Output voltage	3.3V	
Maximum output current	0A to 2A	
Switching frequency	2200kHz	

8.2.2 Detailed Design Procedure

The following design procedure applies to \boxtimes 8-1 and \gtrless 8-2.

8.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall design size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 2200kHz is used.

8.2.2.2 Setting the Output Voltage

The VOUT/FB pin of the device can be either connected directly to the output capacitor or the mid point of a feedback resistor divider. When connected directly to the output capacitor, the device operates as a fixed output option. The 3.3V or 5V fixed output options are factory trimmed and are unique to a specific device. See 节 4 for the selection of fixed output voltage versions.

8.2.2.2.1 FB for Adjustable Output

If other voltages are desired, the VOUT/FB pin can be connected to a feedback resistor divider network to set the output voltage. The divider network is comprised of R_{FBT} and R_{FBB}, and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V_{RFF}. The converter determines whether fixed output voltage or adjustable output voltage is required by sensing the resistance of the feedback path during start-up. To make sure that the converter regulates to the desired output voltage, the typical minimum value for the parallel combination of RFBT and R_{FBB} is $5k\Omega$ while the typical maximum value is $10k\Omega$ as shown in 方程式 5. 方程式 6 can be used as a starting point to determine the value of R_{FBT}. Reference 表 8-4 for a list of acceptable resistor values for various output voltages.

$$5 k\Omega < R_{FBT} | |R_{FBB} \le 10 k\Omega \tag{5}$$

$$R_{FBT} \le 10 \ k\Omega \times \frac{V_{OUT}}{1 \ V} \tag{6}$$

表 8-4. Recommended Feedback Resistor Values for Various Output Voltages

V _{OUT} (V)	R _{FBT} ⁽¹⁾ (kΩ)	R _{FBB} (kΩ)
2.5	24.9	16.5
3.3	33.2	14.3
5	49.9	12.4
6	60.4	12.1
9	90.9	11.3

⁽¹⁾ R_{FBT} and R_{FBB} based on 1% standard resistor values.

For this 3.3V example, the user can choose the *LMR43620MSC3RPERQ1* and connect the VOUT/FB pin directly to the output capacitor.

Product Folder Links: LMR43620-Q1 LMR43610-Q1

Copyright © 2024 Texas Instruments Incorporated



8.2.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current, 方程式 7 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, choose K = 0.4 and find an inductance of L = 3.64μH. Select the standard value of 3.3μH. Note that the inductor values presented in \pm 8-1 and \pm 8-2 were calculated using K= 0.3.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times K \times I_{OUTmax}} \times \frac{V_{OUT}}{V_{IN}}$$
(7)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{PEAKMAX} (see 节 6.5). This size makes sure that the inductor does not saturate, even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{VAI MAX}, is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This action can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very hard saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a soft saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

The maximum inductance is limited by the minimum current ripple for the current mode control to perform correctly. As a rule, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.

8.2.2.4 Output Capacitor Selection

The current mode control scheme of the LMR436x0-Q1 devices allows operation over a wide range of output capacitance. The output capacitor bank is usually limited by the load transient requirements and stability rather than the output voltage ripple. Refer to 表 8-1 for typical output capacitor value for 3.3V and 5V output voltages. Based on 表 8-1, for a 3.3V 5V output design, you can choose the recommended 2 × 22uF ceramic output capacitor for this example. For other designs with other output voltages, WEBENCH can be used as a starting point for selecting the value of output capacitor.

In practice, the output capacitor has the most influence on the transient response and loop-phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic capacitor placed on the output can help reduce high-frequency noise. Small-case size ceramic capacitors in the range of 1nF to 100nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000µF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

8.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7µF is required on the input of the LMR436x0-Q1. This must be rated for at least the maximum input voltage that the application requires, preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case size 100nF ceramic capacitor must be used at the input, as close a possible to the regulator. In the case of the

Product Folder Links: LMR43620-Q1 LMR43610-Q1

LMR43620MQ3EVM-2M this capacitor is placed approximately 0.38mm away from the regulator. This provides a high frequency bypass for the control circuits internal to the device. For this example, a 4.7µF, 50V, X7R (or better) ceramic capacitor is chosen. The 100nF must also be rated at 50V with an X7R dielectric.

It is often desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads or traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

$$I_{RMS} \cong \frac{I_{OUT}}{2}$$
 (8)

8.2.2.6 CBOOT

The LMR436x0-Q1 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100nF and at least 16V is required.

8.2.2.7 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1 μ F, 16V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see \dagger 7.3.4). A value in the range of 10k Ω to 100k Ω is a good choice in this case. The nominal output voltage on VCC is 3.3V; see *Electrical Characteristics* for limits.

8.2.2.8 C_{FF} Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. *Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor Application Report* is helpful when experimenting with a feedforward capacitor.

Due to the nature of the feedback detect circuitry, the value of C_{FF} must be limited to make sure that the desired output voltage is established when configuring for adjustable output voltages. 方程式 9 must be followed to make sure C_{FF} remains below the maximum value.

$$C_{FF} < C_{OUT} \times \frac{\sqrt{V_{OUT}}}{1.2 \text{ MO}} \tag{9}$$

8.2.2.9 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in 图 8-2. The input voltage at which the device turns on is designated as V_{ON} while the turn-off voltage is V_{OFF} . First, a value for R_{ENB} is chosen in the range of $10k\Omega$ to $100k\Omega$, then 方程式 10 and 方程式 11 are used to calculate R_{ENT} and V_{OFF} respectively.




图 8-2. Setup for External UVLO Application

English Data Sheet: SNVSBE0

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN} - V_{OUT}} - 1\right) \times R_{ENB} \tag{10}$$

$$V_{OFF} = V_{ON} \times \left(1 - \frac{V_{EN} - HYS}{V_{EN} - V_{OUT}}\right) \tag{11}$$

where

- V_{ON} is the V_{IN} turn-on voltage.
- V_{OFF} is the V_{IN} turn-off voltage.

8.2.2.10 Maximum Ambient Temperature

As with any power conversion device, the LMR436x0-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, $R_{\theta,JA}$, of the device, and PCB combination. The maximum junction temperature for the LMR436x0-Q1 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. \mathcal{R}_{τ} 12 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of $R_{\theta,JA}$ reduce the maximum available output current. The converter efficiency can be estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of $R_{\theta,JA}$ is more difficult to estimate. For more information reference Semiconductor and IC Package Thermal Metrics Application Report.

$$I_{OUT} \bigg|_{MAX} = \frac{\left(T_J - T_A\right)}{R_{\theta JA}} \times \frac{\eta}{(1 - \eta)} \times \frac{1}{V_{OUT}}$$
(12)

where

η is the efficiency.

The effective R _{0 JA} is a critical parameter and depends on many factors such as the following:

- Power dissipation
- · Air temperature/flow
- PCB area
- · Copper heat-sink area
- Number of thermal vias under the package
- Adjacent component placement

The IC junction temperature can be estimated for a given operating condition using 方程式 13.

$$T_I \cong T_A + R_{\theta IA} \times IC \ Power \ Loss$$
 (13)

where

- T_J is the IC junction temperature (°C).
- T_A is the ambient temperature (°C).
- R _{θ JA} is the thermal resistance (°C/W).
- IC power loss is the power loss for the IC (W).

The IC Power loss mentioned above is the overall power loss minus the loss that comes from the inductor DC resistance. The overall power loss can be approximated by using WEBENCH for a specific operating condition and temperature.

Use the following resources as guides to optimal thermal PCB design and estimating R $_{\theta \, JA}$ for a given application environment:

Thermal Design by Insight not Hindsight Application Report




- · A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report
- Semiconductor and IC Package Thermal Metrics Application Report
- Thermal Design Made Simple with LM43603 and LM43602 Application Report
- PowerPAD™ Thermally Enhanced Package Application Report
- PowerPAD™ Made Easy Application Report
- Using New Thermal Metrics Application Report
- PCB Thermal Calculator



8.2.3 Application Curves


Unless otherwise specified the following conditions apply: V_{IN} = 12V, T_A = 25°C.






8.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: V_{IN} = 12V, T_A = 25°C.






Unless otherwise specified the following conditions apply: V_{IN} = 12V, T_A = 25°C.



37



Unless otherwise specified the following conditions apply: V_{IN} = 12V, T_A = 25°C.





Unless otherwise specified the following conditions apply: V_{IN} = 12V, T_A = 25°C.




图 8-27. Typical CISPR 25 Radiated EMI 30MHz - 300MHz Horizontal Bicon Antenna Blue: Peak Detect, Pink = Average Detect





图 8-28. Typical CISPR 25 Radiated EMI 30MHz - 300MHz Vertical Bicon Antenna Blue: Peak Detect, Pink = Average Detect

39

English Data Sheet: SNVSBE0




Unless otherwise specified the following conditions apply: V_{IN} = 12V, T_A = 25°C.



Ferrite Bead Part Number: FBMH3225HM601NT

Alternate Ferrite Bead Part Number: FBMH3225HM102N

图 8-29. Typical Input EMI Filter



- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2MHz switching frequency. See † 7.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency MODE/SYNC variants only. Tying this pin to GND results in auto mode. See 节 7.3.2 for details.

图 8-30. Example Application Circuit

表 8-5. BOM for Typical Application Curves

U1	$f_{\sf SW}$	V _{OUT}	L	NOMINAL C _{OUT} (RATED CAPACITANCE)	RFBT	RFBB	CFF
LMR43620MSC3RPERQ1	2200kHz	3.3V Fixed	3.3μH, 26m Ω	2 × 22µF	0 Ω	DNP	DNP
LMR43610MSC5RPERQ1	2200kHz	5V Fixed	3.3μH, 26m Ω	2 × 22µF	0 Ω	DNP	DNP
LMR43610RS3QRPERQ1	1000kHz	3.3V Fixed	3.3μH, 26m Ω	2 × 22µF	0 Ω	DNP	DNP
LMR43610RS3QRPERQ1	400kHz	3.3V Fixed	10μH, 18.5m Ω	2 × 22µF	0 Ω	DNP	DNP

Copyright © 2024 Texas Instruments Incorporated

8.3 Best Design Practices

- Do not exceed the Absolute Maximum Ratings.
- Do not exceed the Recommended Operating Conditions.
- Do not exceed the *ESD Ratings*.
- Do not allow the EN input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Follow all the guidelines and suggestions found in this data sheet before committing the design to production. TI application engineers are ready to help critique your design and PCB layout to help make your project a success.

8.4 Power Supply Recommendations

The characteristics of the input supply must be compatible with † 6 found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with 方程式 14.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{14}$$

where

η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kind of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of 20 µF to 100 µF is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. The AN-2162 Simple Success With Conducted EMI From DC/DC Converters Application Report provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a snap-back characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

8.5 Layout

8.5.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in 🛚 8-31. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

41

converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. 88-32 shows a recommended layout for the critical components of the LMR436x0-Q1.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- Place bypass capacitor for VCC close to the VCC pin. This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- Use wide traces for the C_{BOOT} capacitor. Place C_{BOOT} close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place R_{FBB}, R_{FBT}, and C_{FF}, if
 used, physically close to the device. The connections to FB and GND must be short and close to those pins
 on the device. The connection to V_{OUT} can be somewhat longer. However, the latter trace must not be routed
 near any noise source (such as the SW node) that can capacitively couple into the feedback path of the
 regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat dissipation path.
- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. As stated in ^{††} 8.2.2.10, enough copper area must be used to make sure a low R θ JA, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- *Keep switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies Application Report
- Simple Switcher PCB Layout Guidelines Application Report
- Construction Your Power Supply- Layout Considerations Seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report




图 8-31. Current Loops with Fast Edges

8.5.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the GND pin to the ground planes using vias next to the bypass capacitors. The GND trace, as

Copyright © 2024 Texas Instruments Incorporated

well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

TI recommends providing adequate device heat-sinking by having enough copper near the GND pin. See 8-32 for example layout. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding and lower thermal resistance.

8.5.2 Layout Example




图 8-32. Example Layout

9 Device and Documentation Support

9.1 Device Support

9.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

9.1.2 Device Nomenclature

The following figure shows the device naming nomenclature of the LMR436x0-Q1. See # 4 for the availability of each variant. Contact TI sales representatives or on TI's E2E support forum for detail and availability of other options; minimum order quantities apply.




图 9-1. Device Naming Nomenclature

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Thermal Design by Insight not Hindsight Application Report
- Texas Instruments, A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics Application Report
- Texas Instruments, Thermal Design Made Simple with LM43603 and LM43602 Application Report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package Application Report
- Texas Instruments, PowerPAD™ Made Easy Application Report
- Texas Instruments, Using New Thermal Metrics Application Report
- Texas Instruments, Layout Guidelines for Switching Power Supplies Application Report
- Texas Instruments, Simple Switcher PCB Layout Guidelines Application Report
- Texas Instruments, Construction Your Power Supply- Layout Considerations Seminar
- Texas Instruments, Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report
- Texas Instruments, AN-2162 Simple Success With Conducted EMI From DC/DC Converters Application Report
- Texas Instruments, PCB Thermal Calculator



Texas Instruments, Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor Application Report

9.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 通知 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

9.5 Trademarks

HotRod[™], PowerPAD[™], and TI E2E[™] are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

9.7 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision E (June 2022) to Revision F (January 2024)	Page
• 在文档标题中添加了汽车类	
• 更新了 <i>器件信息</i> 表,以包含每个 GPN 的不同额定负载电流。	1
Added LMR43620MC5RPERQ1 to Device Comparison Table	3
• Deleted color from 图 5-1 and spacing between unit and value in 表 5-1	4
Deleted color from Auto/FPWM mode transition figures per TI Standards	14
Deleted color from RT vs. Frequency figure per TI Standards.	
Deleted color from 图 8-1 per TI Standards.	
Deleted color from 图 8-29 per TI Standard	35
·	

Changes from Revision D (March 2022) to Revision E (June 2022) **Page** Included 2 new rows for 400 kHz and 1 MHz switching frequency data under the RT Pin section of the Electrical Characteristics table.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

45



•	Included an alternate ferrite bead part number in 🛭 8-29. Updated 🖺 8-30 with the RT pin and included	
	additional BOMs in 表 8-5 for 5V _{OUT} fixed 2.2MHz, 3.3V _{OUT} fixed 1MHz and 400kHz	.35

C	hanges from Revision C (December 2021) to Revision D (March 2022)	Page
•	向"特性"部分添加了功能安全要点	1
•	更改了标题以反映小于 2.5 μ A 的 I _Q 。	1
•	更新了首页上的效率图,并将提到的"假随机展频"替换为"双随机展频"	
•	Updated † 4 and included links to Device Nomenclature legend	
•	Updated BOOT nomenclature in Absolute Maximum Ratings	5
•	Combined Electrical Characteristics table, Timing, and Switching characteristics tables. Included 5-V fixe output device information and included 1-A device current limit specifications. Added spread spectrum	
_	specification Updated BOOT nomenclature in the Electrical Characteristics table	
•		
•	Changed pseudorandom to dual random spread spectrum	
	Corrected PGOOD nomenclature	
	Corrected VCC rail voltage and clarified information.	
	Updated BOOT nomenclature	
	Corrected type of spread spectrum used by device	
	Corrected current limit nomenclature	
•	Corrected information in 节 7.3.12	
•	Corrected the enable wake-up threshold voltage from 0.4 V to 0.7 V	
•	Removed information regarding VCC UVLO levels to remain consistent with information provided in the Electrical Characterisitcs.	22
•	Updated the nomenclature of the minimum input voltage from V_{IN_R} to V_{INMIN} to align with the Electrical	
	Characteristics.	
•	Changed I _{PEAK-MIN} to I _{PEAKMIN} to align with Electrical Characteristics nomenclature	
•	Changed FB to VOUT/FB to align with pin nomenclature	
•	Updated 🛭 8-1 to reflect RT pin.	
•	Changed 'pin 8' to 'VOUT/FB' in Setting the Output Voltage	
•	Changed I _{LIMIT} and I _{SC} to I _{VALMAX}	
•	Included maximum C _{FF} limit	
•	Added 5V fixed in 节 8.2.3	
•	Included 节 9.1.2	44

Product Folder Links: LMR43620-Q1 LMR43610-Q1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

47

Product Folder Links: LMR43620-Q1 LMR43610-Q1

RPE0009A




11.1 Mechanical Data



PACKAGE OUTLINE

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



Copyright © 2024 Texas Instruments Incorporated




EXAMPLE BOARD LAYOUT

RPE0009A

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



English Data Sheet: SNVSBE0

49




EXAMPLE STENCIL DESIGN

RPE0009A

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 30-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	()		_			()	(6)	(-)		(12)	
LMR43610MSC3RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	1M3Q	Samples
LMR43610MSC5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	1M5Q	Samples
LMR43610RS3QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	1R3Q	Samples
LMR43610RS5QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	1R5Q	Samples
LMR43620MC5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	2C5Q	Samples
LMR43620MSC3RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	2M3Q	Samples
LMR43620MSC5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	2M5Q	Samples
LMR43620RS3QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	2R3Q	Samples
LMR43620RS5QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	2R5Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jan-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMR43610-Q1, LMR43620-Q1:

Catalog: LMR43610, LMR43620

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product



www.ti.com 30-Jan-2024

TAPE AND REEL INFORMATION





Γ	A0	Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR43610MSC3RPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43610MSC5RPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43610RS3QRPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43610RS5QRPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43620MC5RPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43620MSC3RPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43620MSC5RPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43620RS3QRPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
LMR43620RS5QRPERQ1	VQFN- HR	RPE	9	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com 30-Jan-2024




*All dimensions are nominal

All difficultions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR43610MSC3RPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43610MSC5RPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43610RS3QRPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43610RS5QRPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43620MC5RPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43620MSC3RPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43620MSC5RPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43620RS3QRPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0
LMR43620RS5QRPERQ1	VQFN-HR	RPE	9	3000	213.0	191.0	35.0

2 x 2, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



Instruments www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{5.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司