









SN74AHC1G02

ZHCST940 - APRIL 1996 - REVISED FEBRUARY 2024

SN74AHC1G02 单通道双输入正或非门

1 特性

- 2V 至 5.5V 的工作电压范围
- 5V 时 t_{pd} 最大值为 6.5ns
- 低功耗,10µA 最大 I_{CC}
- 电压为 5V 时,输出驱动为 ±8mA
- 所有输入的施密特触发器功能可使电路容限支持更 慢的升降时间

2 应用

- 信息娱乐
- 打印机
- 摄像头
- PC、笔记本电脑
- 电表
- 车身控制模块

3 说明

该器件包含一个单通道双输入或非门,以正逻辑执行布 尔函数 $Y = \overline{A} \times \overline{B}$ 或 $Y = \overline{A + B}$ 。

封装信息

器件型号	封装(1)	封装尺寸 ⁽²⁾	封装尺寸 ⁽³⁾							
	DBV (SOT-23 , 5)	2.9mm x 2.8mm	2.9mm x 1.6mm							
SN74AHC1G02	DCK (SC-70 , 5)	2mm x 2.1mm	2mm x 1.25mm							
	DRL (SOT-553 , 5)	1.6mm x 1.6mm	1.6mm x 1.2mm							

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 封装尺寸(长 x 宽)为标称值,并包括引脚(如适用)。 封装尺寸(长 x 宽)为标称值,不包括引脚。 (2)
- (3)



English Data Sheet: SCLS342




Table of Contents

1 特性	7.3 Feature Description	8
2 应用 1	7.4 Device Functional Modes	
3 说明1	8 Application and Implementation	9
4 Pin Configuration and Functions3	8.1 Application Information	9
5 Specifications4	8.2 Typical Application	9
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations	
5.2 ESD Ratings4	8.4 Layout	10
5.3 Recommended Operating Conditions4	9 Device and Documentation Support	
5.4 Thermal Information5	9.1 Documentation Support (Analog)	11
5.5 Electrical Characteristics5	9.2 接收文档更新通知	11
5.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V6	9.3 支持资源	11
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6	9.4 Trademarks	11
5.8 Operating Characteristics6	9.5 静电放电警告	11
5.9 Typical Characteristics6	9.6 术语表	11
6 Parameter Measurement Information7	10 Revision History	11
7 Detailed Description8	11 Mechanical, Packaging, and Orderable	
7.1 Overview8	Information	12
7.2 Functional Block Diagram8		

English Data Sheet: SCLS342



4 Pin Configuration and Functions



See mechanical drawings for dimensions.

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	I IPE(')	DESCRIPTION
1	Α	I	Input A
2	В	I	Input B
3	GND	_	Ground Pin
4	Y	0	Output Y
5	V _{CC}	_	Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

提交文档反馈

3



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0 or V _O > V _{CC}		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous current through each V _{CC} or GND			±50	mA
T _{stg}	Storage temperature range		-65	150	°C
TJ	Junction Temperature			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under #5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V	
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 2 V		0.5		
V _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V	
		V _{CC} = 5.5 V		1.65		
V _{IH}	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 2 V		-50	μA	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8	IIIA	
		V _{CC} = 2 V		50	μΑ	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8	IIIA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	no/\/	
4444	input transition rise or rail rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V	

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
T _A	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

5.4 Thermal Information

			SN74AHC1G02					
	THERMAL METRIC(1)	DBV	DCK	DRL	UNIT			
			5 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278	289.2	328.7				
R ₀ JC(top)	Junction-to-case (top) thermal resistance	180.5	205.8	105.1				
$R_{\theta JB}$	Junction-to-board thermal resistance	184.4	176.2	150.3	°C/W			
ΨЈТ	Junction-to-top characterization parameter	115.4	117.6	6.9	- C/VV			
ΨЈВ	Junction-to-board characterization parameter	183.4	175.1	148.4				
$R_{\theta JC(bot)}$	Junction-to-case (bot) thermal resistance	N/A	N/A	N/A				

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	V	T,	₄ = 25°C		-40°C to 85°C		-40°C to 125°C		UNIT	
	PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
				2 V	1.9	2		1.9		1.9		
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9			
V _{OH}	High level output voltage		4.5 V	4.4	4.5		4.4		4.4		V	
		I _{OH} = -4 mA	3 V	2.58			2.48		2.48			
		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8			
			2 V			0.1		0.1		0.1		
		I _{OH} = 50 μA	3 V			0.1		0.1		0.1		
V _{OL}	Low level output voltage		4.5 V			0.1		0.1		0.1	V	
	90	I _{OL} = 4 mA	3 V			0.36		0.44		0.44		
		I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44		
I _I	Input leakage current	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ	
I _{CC}	Supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		10		10	μΑ	
Ci	Input capacitance	V _I = V _{CC} or GND	5 V		4	10		10		10	pF	

Product Folder Links: SN74AHC1G02



5.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER	FROM	то	OUTPUT	T,	_A = 25°0		–40°C to	85°C	-40°C to	125°C	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{PLH}	Α	V	C _I = 15 pF		5.6	7.9	1	9.5	1	10.5	ns	
t _{PHL}		'	CL = 15 pr	OL - 13 pr		5.6	7.9	1	9.5	1	10.5	
t _{PLH}	٨	V	C _L = 50 pF		8.1	11.4	1	13	1	14	ns	
t _{PHL}	A	'		CL - 50 pF		8.1	11.4	1	13	1	14	115

5.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)


PARAMETER	FROM	то	OUTPUT	T,	_A = 25°	C	-40°C to	85°C	–40°C to	125°C	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT			
t _{PLH}	Α	Y	C _L = 15 pF		3.6	5.5	1	6.5	1	7	ns			
t _{PHL}					3.6	5.5	1	6.5	1	7	115			
t _{PLH}	Α	^		^	V	C ₁ = 50 pF		5.1	7.5	1	8.5	1	9	ns
t _{PHL}		ı	CL = 30 pr		5.1	7.5	1	8.5	1	9	115			


5.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

PARAMETER			CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	15	pF


5.9 Typical Characteristics








6 Parameter Measurement Information



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

50% V_{CC}



NOTES: A. C_I includes probe and jig capacitance.

Out-of-Phase

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

VoH

VOL

50% V_{CC}

E. All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit And Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7



7 Detailed Description

7.1 Overview

This device contains a single 2-input NOR gate that performs the Boolean function $Y = \overline{A} \times \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

7.2 Functional Block Diagram



图 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

- · Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
- The low drive and slow edge rates will minimize overshoot and undershoot on the outputs

7.4 Device Functional Modes

表 7-1. Function Table

INPU	OUTPUT ⁽²⁾				
Α	В	Y			
Н	Х	L			
X	Н	L			
L	L	н			

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

SN74AHC1G02 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid V_{CC} making it Ideal for down translation.

8.2 Typical Application




图 8-1. Typical Application Schematic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see Δt/ΔV in the #5.3 table.
 - For specified High and low levels, see V_{IH} and V_{II} in the #5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

提交文档反馈

9

8.2.3 Application Curves



8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the # 5.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in \boxtimes 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

8.4.2 Layout Example




图 8-3. Layout Diagram



9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

Changes from Revision N (October 2023) to Revision O (February 2024)

Page

Changes from Revision M (August 2022) to Revision N (October 2023)

Page

- 更新了整个文档中的表格、图和交叉参考的编号格式......1

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74AHC1G02

提交文档反馈

11



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 5-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC1G02DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(A023, A02G, A02J, A02S)	Samples
SN74AHC1G02DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A02G	Samples
SN74AHC1G02DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A02G	Samples
SN74AHC1G02DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(AB3, ABG, ABJ, AB L, ABS)	Samples
SN74AHC1G02DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AB3	Samples
SN74AHC1G02DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(ABB, ABS)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 5-Feb-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G02:

• Enhanced Product : SN74AHC1G02-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G02DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1G02DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G02DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G02DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G02DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G02DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G02DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3




www.ti.com 5-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G02DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G02DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AHC1G02DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G02DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G02DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G02DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G02DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司