











TPD4E6B06

ZHCSCO4C -MAY 2014-REVISED FEBRUARY 2017

# 具有 15kV 接触放电和超低钳位电压的 TPD4E6B06 四通道双向低电容 ESD 保护器件


#### 1 特性

- IEC 61000-4-2 4 级
  - ±15kV 接触放电
  - ±15kV 气隙放电
- IEC 61000-4-5(浪涌): 3A (8/20µs)
- IO 电容值: 4.8pF (典型值)
- R<sub>DYN</sub>: 0.75Ω (典型值)
- 直流击穿电压: ±6V(最小值)
- 超低泄漏电流: 100nA(最大值)
- 钳位电压: 10V(I<sub>PP</sub> = 1A 时的最大值)
- 工业温度范围: -40°C 至 +125°C
- 节省空间的 DPW 封装 (0.8mm x 0.8mm)

#### 2 应用

- 音频线路
  - 麦克风
  - 耳机
  - 免提电话
- SD 接口
- SIM 接口
- 移动键盘或其它按钮
- 手机
- 电子书
- 便携式媒体播放器
- 数码摄像机
- 平板个人电脑
- 可佩带产品

#### 简化电路原理图



#### 3 说明


TPD4E6B06 是一款采用超小型 DPW 封装的四通道静电放电 (ESD) 保护器件。此器件是业内领先的小型 4 通道瞬态电压抑制器 (TVS) 二极管,间距为 0.48mm。这种较大的间距有助于节省印刷电路板 (PCB) 的制造成本。此器件提供符合 IEC61000-4-2 标准的高达 15kV 的接触放电要求。此器件具有 ESD 钳位电路,该电路的背对背二极管支持双极双向信号。 4.8pF(典型值)的线路电容使得此器件适用于 支持高达 700MHz 数据速率的广泛应用。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPD4E6B06	X2SON (4)	0.80mm × 0.80mm

(1) 要了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 引脚分配



0.8 mm x 0.8mm X2SON Package (Bottom View)



$\Box$	$\rightarrow$
н	
п	ж

1 2 3	特性       1         应用       1         说明       1	7.4 Device Functional Modes	10
4	修订历史记录	9 Power Supply Recommendations	
5 6	Pin Configuration and Functions	10 Layout	
	6.1       Absolute Maximum Ratings       4         6.2       ESD Ratings       4         6.3       Recommended Operating Conditions       4         6.4       Thermal Information       4         6.5       Electrical Characteristics       5         6.6       Typical Characteristics       6	10.1 Layout Guidelines	12 14 14 14
7	Detailed Description         8           7.1 Overview         8           7.2 Functional Block Diagram         8           7.3 Factors Description         8	11.4 商标	14 14
	7.3 Feature Description 8	14 机械、封农和内内购信总	

# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Cł	changes from Revision B (February 2017) to Revision C	Page
•	Added "Power Supply Recommendations" section	12
Cł	changes from Revision A (December 2015) to Revision B	Page
<u>.</u>	Changed the value of R <sub>DYN</sub> from 0.75 and 0.65 to 0.45 and 0.42 respectively, in the <i>Electrical Characteristics</i> to	able 5
Cł	changes from Original (May 2014) to Revision A	Page
•	Updated the Handling Ratings table into an ESD Ratings table and moved T <sub>stg</sub> to the Absolute Maximum Ratin	ıgs table 4
•	Added new note to Absolute Maximum Ratings table	4
•	Added frequency test condition to IO capacitance in the Electrical Characteristics table	5
•	已添加 社区资源	14



# **5 Pin Configuration and Functions**





#### **Pin Functions**

	PIN		DESCRIPTION					
NO	NAME	I/O	DESCRIPTION					
1	IO1	Ю	ESD protected line					
2	IO2	Ю	ESD protected line					
3	IO3	Ю	ESD protected line					
4	IO4	Ю	ESD protected line					
5	GND	_	Ground					



#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
Peak pulse	IEC 61000-4-5 Current (t <sub>p</sub> – 8/20 μs) <sup>(4)</sup>		3	Α
	IEC 61000-4-5 Power (t <sub>p</sub> – 8/20 μs) <sup>(4)</sup>		40	W
Operating temperature		-40	125	°C
Storage temperature	T <sub>stg</sub>	-65	155	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) Absolute maximum ratings apply over recommended junction temperature range.

#### 6.2 ESD Ratings

			VALUE	UNIT
, Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 2 kV may actually have higher performance.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IO}$	Input pin voltage	-5.5	5.5	V
TA	Operating free-air temperature	-40	125	°C

#### 6.4 Thermal Information

		TPD4E6B06	
	THERMAL METRIC <sup>(1)</sup>	DPW (X2SON)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	291.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	224.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	245.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	31.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	245.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	195.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(3)</sup> Voltages are with respect to GND unless otherwise noted.

<sup>(4)</sup> Measured at 25°C.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 500 V may actually have higher performance.



#### 6.5 Electrical Characteristics


 $T_A = -40$ °C to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{RWM}$	Reverse stand-off voltage	I <sub>IO</sub> = 10 μA	-5.5		5.5	V
$V_{BRF}$	Break-down voltage	I <sub>IO to GND</sub> = 1 mA	6			V
$V_{BRR}$	Break-down voltage	I <sub>GND to IO</sub> = 1 mA	6			V
I <sub>LEAK</sub>	Leakage current	V <sub>IO</sub> = 5 V			100	nA
V <sub>BRF</sub>		$I = 1 \text{ A, IO to GND, } 8/20 \ \mu\text{s}^{(1)}$		10		V
	Claren valtage with ECD strike	$I = 5 \text{ A}$ , IO to GND, 8/20 $\mu s^{(1)}$		13		V
	Clamp voltage with ESD strike	$I = 1 \text{ A, IO to GND, } 8/20  \mu\text{ss}^{(1)}$		9		V
		$I = 5 \text{ A}$ , IO to GND, 8/20 $\mu s^{(1)}$		13		V
Б	D	Any IO to GND pin <sup>(2)</sup>		0.45		Ω
$\kappa_{\rm DYN}$	Dynamic resistance	GND to any IO pin <sup>(2)</sup>		0.42		Ω
C <sub>L</sub>	IO capacitance	V <sub>IO</sub> = 2.5 V; f = 10 MHz		4.8	7	pF

<sup>(1)</sup> Non-repetitive current pulse  $8/20~\mu s$  exponentially decaying waveform according to IEC61000-4-5. (2) Extraction of RDYN using least squares fit of TLP characteristics between I = 10 A and I = 20 A.


#### TEXAS INSTRUMENTS

#### 6.6 Typical Characteristics





#### **Typical Characteristics (continued)**




#### 7 Detailed Description

#### 7.1 Overview

The TPD4E6B06 is a four channel ESD Protection device in an ultra small DPW package. It is the industry's smallest 4-CH ESD protection device with 0.48-mm pitch. This larger pitch helps save on PCB manufacturing costs. The device provides IEC61000-4-2 compliance up to 15-kV contact discharge. It has an ESD clamp circuit with back-to-back diodes for bipolar/bidirectional signal support. The 4.8-pF (Typical) line capacitance is suitable for a wide range of applications supporting frequencies up to 700 MHz.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 IEC 61000-4-2 Level 2 ESD Protection

The IO pins can withstand ESD events up to ±15-kV contact and ±15-kV air. An ESD-surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-5 Surge Protection

The IO pins can withstand surge events up to 3 A and 40 W (8/20 µs waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.3 IO Capacitance

The capacitance between any IO pin to ground is 4.8 pF (typical). This capacitance supports frequencies up to 700 MHz.

#### 7.3.4 R<sub>DYN</sub>

The low  $R_{DYN}$  of 0.75  $\Omega$  (typical) allows for lower clamping voltages.

#### 7.3.5 DC Breakdown Voltage

The DC breakdown voltage of any IO pin is a minimum of  $\pm 6$  V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of  $\pm 5.5$  V (minimum).

#### 7.3.6 Ultra-Low Leakage Current

The IO pins feature an ultra-low leakage current of 100 nA (maximum) with a bias of 2.5 V.



#### **Feature Description (continued)**

#### 7.3.7 Clamping Voltage

The IO pins feature an ESD clamp capable of clamping the voltage to 10 V (IO to GND) or 9 V (GND to IO) of IEC61000-4-5 surge when  $I_{PP} = 1$  A.

#### 7.3.8 Industrial Temperature Range

This device features an industrial operating range of -40°C to +125°C.

#### 7.3.9 Space Saving DPW Package

The small 0.8 mm x 0.8 mm package size saves board space and makes it easy to add ESD protection.

#### 7.4 Device Functional Modes

The TPD4E6B06 is a passive integrated circuit that triggers when voltages are above  $V_{BRF}$  or  $V_{BRR}$ . During ESD events, voltages as high as  $\pm 15$  kV (air) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of the TPD4E6B06 (usually within 10s of nanoseconds) the device reverts to passive.



#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPD4E6B06 is a diode array type TVS. These low capacitance types of TVSs are typically used to provide a path to ground for dissipating ESD events on hi speed signal lines between a human interface connector and a system. During high voltage ESD strikes, the device clamps to a safe voltage level to protect the system.

The typical application of the TPD4E6B06 is to be placed in between the connector and the system. The low capacitance of the TPD4E6B06 gives flexibility in the end application, as it can be used on many different high speed interfaces.

#### 8.2 Typical Application




Figure 10. Protecting Data Lines

#### 8.2.1 Design Requirements

Table 1 shows the design parameters.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Signal range on data lines	–5.5 V to 5.5 V
Operating frequency	Up to 700 MHz

#### 8.2.2 Detailed Design Procedure

The designer needs to know the following:

- Signal range on all the protected lines
- Operating frequency

#### 8.2.2.1 Signal Range

The TPD4E6B06 has 4 protection channels for signal lines. Any I/O supports a signal range of -5.5 V to 5.5 V.

#### 8.2.2.2 Operating Frequency

The TPD4E6B06 has 4.8 pF of capacitance (Typical), supporting up to 700 MHz frequencies.



# 8.2.3 Application Curve




Figure 11. Insertion Loss (Any IO to GND)

#### 9 Power Supply Recommendations

The TPD4E6B06 is a passive TVS diode-based ESD protection device, so there is no need to power it. Ensure that the maximum voltage specifications for each pin are not violated.

#### 10 Layout

#### 10.1 Layout Guidelines

- Place the device as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

#### 10.2 Layout Examples




Figure 12. Single Layer Routing



# Layout Examples (接下页)




Figure 13. Double Layer Routing



#### 11 器件和文档支持

#### 11.1 文档支持

#### 11.1.1 相关文档

相关文档如下:

- 阅读和理解 ESD 保护数据表
- 《ESD 布局指南》

#### 11.2 接收文档更新通知

如需接收文档更新通知,请访问 ti.com 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些裝置包含有限的內置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参阅左侧的导航栏。




# **DPW0004A**



#### **PACKAGE OUTLINE**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
   The size and shape of this feature may vary.
   Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.




#### **EXAMPLE BOARD LAYOUT**

# **DPW0004A**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

<sup>6.</sup> This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




#### **EXAMPLE STENCIL DESIGN**

# **DPW0004A**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable D	Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD4E6B06I	DPWR	ACTIVE	X2SON	DPW	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(B1, B5) B2	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E6B06DPWR	X2SON	DPW	4	3000	180.0	9.5	0.94	0.94	0.5	2.0	8.0	Q1

www.ti.com 24-Aug-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPD4E6B06DPWR	X2SON	DPW	4	3000	184.0	184.0	19.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-2/D





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.4. The size and shape of this feature may vary.
- 5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)



<sup>6.</sup> This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

<sup>7.</sup> Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司