











**TPS342** 

ZHCSAS6B - AUGUST 2012 - REVISED APRIL 2015

# TPS342x 具有可配置延迟的低功耗按钮控制器

## 特性

- 超小型封装: 1.45mm x 1.00mm 小外形尺寸无引 线 (SON) 封装
- 工作电压范围: 1.6V 至 6.5V
- 单 (TPS3422) 或双 (TPS3420 和 TPS3421) 按钮
- 低电源电流: 250nA (典型值)
- 双态逻辑,用户可选输入延迟:
  - 例如: 7.5s 和 0s
  - 多个定时选项可用
- RST 的固定超时脉冲 (TPS3421 和 TPS3422): 400ms (典型值)
  - 按要求可提供其它定时选项
- 低电平有效, 开漏输出

## 2 应用范围

- 智能电话
- 平板电脑, Ultrabooks™
- 游戏控制台
- 便携式消费类产品
- 导航器件
- 消费类医疗产品
- 玩具

# 3 说明

TPS3420、TPS3421 和 TPS3422 (TPS342x) 是低电 流、超小型、按钮式复位定时器。 这些器件使用一个 长定时设置延迟来提供所需的系统复位并且避免由短时 按钮关闭或按键按压而造成的复位。 这个复位配置还 可区分软件终端和硬件系统复位。

TPS3420 和 TPS3421 监控两个输入(PB1 和 PB2) 并且在两个输入在所选的时间延迟内都为低电平时输出 一个低电平有效复位脉冲信号 (RST)。 对于 TPS3421,RST在一个厂家设定的固定时间内保持低 电平。 对于 TPS3420, RST在其中一个 PBx 输入被 释放前保持低电平。 由于两个输入被用来确保复位, 也就无需一个专用复位按钮了。 TPS3422 监控一个输

入 (PB1) 并且在 PB1 在所选的时间延迟内为低电平时

输出一个低电平有效复位脉冲信号 (RST)。


TPS342x 具有一个开漏输出,可与其他开漏器件进行 线或连接。 TPS342x 的工作电压范围为 1.6V 至 6.5V, 工作温度范围为 -40°C 至 +125°C, 并且可提供 精准而节省空间的微功耗解决方案以满足系统复位需 求。

# 器件信息(1)


	BB 11 1B 10.	
器件型号	封装	封装尺寸 (标称值)
TPS342x	USON (6)	1.45mm x 1.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

#### 待机电源电流与电源电压间的关系



#### TPS3421 典型应用图





1	特性1		7.4 Device Functional Modes	12
2	应用范围	8	Application and Implementation	13
3	说明 1		8.1 Application Information	13
4	修订历史记录 2		8.2 Typical Applications	13
5	Pin Configuration and Functions	9	Power Supply Recommendations	17
6	Specifications4	10	Layout	18
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	18
	6.2 ESD Ratings		10.2 Layout Example	18
	6.3 Recommended Operating Conditions 4	11	器件和文档支持	19
	6.4 Thermal Information		11.1 器件支持	19
	6.5 Electrical Characteristics 5		11.2 文档支持	19
	6.6 Timing Requirements5		11.3 相关链接	19
	6.7 Typical Characteristics		11.4 商标	19
7	Detailed Description9		11.5 静电放电警告	
	7.1 Overview 9		11.6 术语表	
	7.2 Functional Block Diagrams 10	12	机械封装和可订购信息	20
	7.3 Feature Description			

# 4 修订历史记录


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision A (December 2012) to Revision B	Page
•	已添加 典型值至特性列表中的低电源电流要点	1
•	已添加 典型值到特性列表中的固定超时脉冲要点	1
•	Changed Pin Configuration and Functions section; updated table format	3
•	Changed Absolute Maximum Ratings table; added storage temperature range (T <sub>stg</sub> ) specification	4
•	Changed Start-up time to start-up delay, added parametric symbol	5
С	hanges from Original (August 2012) to Revision A	Page
•	已添加 ESD 额定值表,特性描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和支持部分以及机械、封装和可订购信息部分	
	已将数据表从产品预览更改为量产数据	4



# 5 Pin Configuration and Functions

TPS3420, TPS3421: DRY Package 6-Pin USON Top View



TPS3422: DRY Package 6-Pin USON Top View

RST	1)	6	TST
GND	2	5	TS
PB1	3	4	vcc

## **Pin Functions**

	PIN				
NAME	TPS3420/21	TPS3422	1/0	DESCRIPTION	
GND	2	2	_	Ground.	
PB1	3	3	I	Push-button input. PB1 and PB2 must be held low for greater than t <sub>TIMER</sub> time to assert the reset output.	
PB2	6	_	I	Second push-button input. PB1 and PB2 must be held low for greater than $t_{\text{TIMER}}$ time to assert the reset output.	
RST	1	1	0	Active low, open-drain output. Reset is asserted (goes low) when both PB1 and PB2 are held low for longer than $t_{\text{TIMER}}$ time (only PB1 for TPS3422). For TPS3420: Reset is deasserted when either PBx input goes high. For TPS3421,TPS3422: Reset is deasserted after fixed time of $t_{\text{RST}}$ .	
TS	5	5	I	Time delay selection input. Connect to VCC or GND for different $t_{\text{TIMER}}$ selections. In normal operation, the TS pin state should not be changed because it is intended to be permanently connected to either GND or VCC. If switching the TS pin is required, it should be done during power off, or when either PBx input is high.	
TST	_	6	_	Connect this pin to GND or VCC during normal device operation.	
VCC	4	4	I	Supply voltage input. Connect a 1.6-V to 6.5-V supply to VCC to power the device. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.	



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VCC	-0.3	7	
Voltage	RST	-0.3	7	V
Voltage	PB1, PB2	-0.3	7	V
	TS	-0.3	V <sub>CC</sub> + 0.3	
Current	RST pin	-20	20	mA
Temperature <sup>(2)</sup>	Operating junction, T <sub>J</sub>	-40	125	°C
remperature	Storage, T <sub>stg</sub>	-65	150	C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge  Human body model (HBM), per ANSI/ESDA/JEDEC JS- 001, all pins <sup>(1)</sup> Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±2000	V	
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{CC}$	Input supply voltage	1.6	6.5	V
$V_{TS}$	TS pin voltage	0	$V_{CC}$	V
$V_{PB1},V_{PB2}$	PB1 and PB2 pin voltage	0	6.5	V
$V_{RST}$	RST pin voltage	0	6.5	V
I <sub>RST</sub>	RST pin current	0.00035	8	mA

## 6.4 Thermal Information

		TPS342x	
	THERMAL METRIC <sup>(1)</sup>	DRY (USON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	322	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	1185.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	184.7	9C/M
Ψлт	Junction-to-top characterization parameter	34.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	182.6	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	69.6	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>2)</sup> As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

All specifications are over the operating temperature range of  $-40^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}$  and 1.6 V  $\leq$  V<sub>CC</sub>  $\leq$  6.5 V, unless otherwise noted. Typical values are at  $T_{\text{J}} = 25^{\circ}\text{C}$  and  $V_{\text{CC}} = 3.3 \text{ V}$ .

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Input supply			1.6		6.5	V
			V <sub>CC</sub> = 3.3 V		250		nA
		TPS3421, TPS3422	V <sub>CC</sub> = 6.5 V, -40°C < T <sub>J</sub> < 85°C			1	μΑ
	Supply current	11 00-122	V <sub>CC</sub> = 6.5 V			3.3	μΑ
	(standby)		V <sub>CC</sub> = 3.3 V		350		nA
$I_{CC}$		TPS3420	V <sub>CC</sub> = 6.5 V, -40°C < T <sub>J</sub> < 85°C			1.2	μΑ
			V <sub>CC</sub> = 6.5 V			3.4	μΑ
	Supply current (active timer) (1)	TPS3420, TPS3421	PB1, PB2 = 0 V, V <sub>CC</sub> = 6.5 V		6	12	μA
		TPS3422	PB1, PB2 = 0 V, V <sub>CC</sub> = 6.5 V		106	136	·
V <sub>IH</sub>	High-level input	TPS3421, TPS3422	PB1, PB2	0.7 V <sub>CC</sub>			V
""	voltage	TPS3420	PB1, PB2	0.85			
V <sub>IL</sub>	Low-level input voltage	TPS3421, TPS3422	PB1, PB2	0		0.3 V <sub>CC</sub>	V
		TPS3420	PB1, PB2	0		0.3	
R <sub>PB1</sub>	PB1 internal pullu (TPS3422)	up resistance			65		kΩ
I <sub>PB</sub>	Input current	TPS3420 TPS3421	PB1, PB2 = 0 V or V <sub>CC</sub>	-50		50	nA
10	(PB1, PB2)	TPS3422	PB1, PB2 = V <sub>CC</sub>	-50		50	
			V <sub>CC</sub> ≥ 4.5 V, I <sub>SINK</sub> = 8 mA			0.4	
$V_{OL}$	Low-level output	voltage	V <sub>CC</sub> ≥ 3.3 V, I <sub>SINK</sub> = 5 mA			0.3	V
	-		V <sub>CC</sub> ≥ 1.6 V, I <sub>SINK</sub> = 3 mA			0.3	
I <sub>lkg(OD)</sub>	Open-drain outpu	ıt leakage current	High impedance, V RST = 6.5 V	-0.35		0.35	μA

<sup>(1)</sup> Includes current through pullup resistor between input pin (PB1) and supply pin (VCC) for TPS3422.

### 6.6 Timing Requirements


All specifications are over the operating temperature range of  $-40^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}$  and 1.6 V  $\leq$  V<sub>CC</sub>  $\leq$  6.5 V, unless otherwise noted. Typical values are at  $T_{\text{J}} = 25^{\circ}\text{C}$  and  $V_{\text{CC}} = 3.3 \text{ V}$ .

			MIN	TYP	MAX	UNIT
			-20%		20%	
		TPS3420D: TS = GND	6	7.5	9	
t <sub>TIMER</sub>	Push-button timer <sup>(1)</sup>	TPS3420D: TS = VCC	10	12.5	15	s
		TPS3421Ey, TPS3422Ey: TS = GND	6	7.5	9	
		TPS3421Ey, TPS3422Ey: TS = VCC		0		
			-20%		20%	
	Reset pulse duration	TPS3421xC	64	80	96	
t <sub>RST</sub>		TPS3421xG	320	400	480	ms
		TPS3422xG	320	400	480	
t <sub>DD</sub>	Detection delay (from input to RST) (2)	For 0-s t <sub>TIMER</sub> condition		150		μs
t <sub>SD</sub>	Start-up delay <sup>(2)</sup>	VCC rising		300		μs

<sup>(1)</sup> For devices with a 0-second delay while TS = VCC, this option is only for factory testing and is not intended for normal operation. In normal operation, the TS pin should be tied to GND.

<sup>(2)</sup> For devices with a 0-second delay when TS = VCC, reset asserts in t<sub>DD</sub> time when both PB inputs go low in this configuration. During start-up, if the PB inputs are low, reset asserts after a start-up time delay. This value is specified by design.





(1) For the TPS3420,  $t_{RST}$  is not a fixed time, but instead depends on one of the PB pins going high.

Figure 1. TPS3420 Timing Diagram




Figure 2. TPS3421 Timing Diagram





Figure 3. TPS3422 Timing Diagram



## 6.7 Typical Characteristics


At  $T_J = 25^{\circ}\text{C}$  and  $V_{\text{CC}} = 3.3 \text{ V}$ , unless otherwise noted.





# **Typical Characteristics (continued)**

At  $T_J = 25^{\circ}C$  and  $V_{CC} = 3.3$  V, unless otherwise noted.





## 7 Detailed Description

#### 7.1 Overview

The TPS342x are a family of push-button reset devices with an extended setup period that prevents resets from occurring as a result of short-duration switch closures. See Table 1 for details.

The TPS3420 is a dual-channel device with an output that asserts when both inputs (PB1 and PB2) are held low for the push-button timer duration, and deasserts when either input PBx is released.

The TPS3421 is a dual-channel device with an output that asserts when both inputs (PB1 and PB2) are held low for the push-button timer duration, and deasserts after the reset time-out duration.

The TPS3422 is a single-channel device with an output that asserts when the PB1 input is held low for the push-button timer duration, and deasserts after the reset time-out duration.

The TPS342x family also has a TS pin that selects between two different push-button timing options by connecting the pin to either GND or  $V_{\rm CC}$ .

**Table 1. Device Family Options** 

DEVICE	CHANNELS	INPUT	RESET BEHAVIOR (DEASSERTION)
TPS3420	2	NMOS-based threshold	Input (PBx) dependent
TPS3421	2	External pullup to VCC	Fixed pulse
TPS3422	1	Internal pullup	Fixed pulse

## 7.2 Functional Block Diagrams




Figure 11. TPS3420 Block Diagram




Figure 12. TPS3421 Block Diagram




Figure 13. TPS3422 Block Diagram



## 7.3 Feature Description

## 7.3.1 Push-Button Timer Selection (TS)

The TPS342x offer two different push-button timer options ( $t_{\text{TIMER}}$ ) for system flexibility with the use of the TS pin. Connect the TS pin to either GND or VCC for two different timing options, as shown in Table 2.

**PUSH-BUTTON TIMER PRODUCT** TS = VCC TS = GND **RESET PULSE** TPS3420DDRYR/T 12.5 s 7.5 sN/A TPS3421EGDRYR/T 0 s 7.5 s400 ms TPS3422EGDRYR/T 400 ms 0 s 7.5 s

**Table 2. Push-Button Timer Option Examples** 

During normal operation, the TS pin state should not be changed because TS is intended to be permanently connected to either ground or VCC. The state of the TS pin is checked during power up and when either PBx input is high. Therefore, if a different timing option is desired, the state must be changed during power off, or when either PBx input is high, to avoid false operation.

#### **7.3.2 Inputs**

This section discusses the inputs of the TPS342x devices.

### 7.3.2.1 TPS3420 Inputs (PB1, PB2)

The TPS3420 has two NMOS-based threshold inputs (PB1, PB2) with a  $V_{IH} \ge 0.85$  V, and a  $V_{IL} \le 0.3$  V. When input conditions are met (that is, when both inputs are simultaneously held low for the push-button timer period,  $t_{TIMER}$ ), the device asserts a reset low, as shown in Figure 1. Reset deassertion occurs when either input goes high. The reset pulse occurs only one time after each valid input condition. At least one input pin must be released (goes high) and then driven low for the  $t_{TIMER}$  period before  $\overline{RST}$  asserts again.

#### 7.3.2.2 TPS3421 Inputs (PB1, PB2)

The TPS3421 has two inputs: PB1 and PB2. External pullup resistors to VCC are required to pull the input pins high. When input conditions are met (that is, when both inputs are held low simultaneously for the push-button timer period,  $t_{\text{TIMER}}$ ), the device asserts a single reset pulse of a fixed time ( $t_{\text{RST}}$ ); see Figure 2. Reset deassertion is independent of the inputs because  $t_{\text{RST}}$  is a fixed time pulse. A reset pulse occurs only one time after each valid input condition. At least one input pin must be released (go high) and then driven low for the  $t_{\text{TIMER}}$  duration before  $\overline{\text{RST}}$  asserts again.

### 7.3.2.3 TPS3422 Inputs (PB1)

The TPS3422 has only one input: PB1. This input has an internal pullup resistor to  $V_{CC}$ . When input conditions are met (that is, when the input is held low for the push-button timer period,  $t_{TIMER}$ ), the device asserts a single reset pulse of a fixed time ( $t_{RST}$ ); see Figure 3. Reset deassertion is independent of the input because  $t_{RST}$  is a fixed time pulse. A reset pulse occurs only one time after each valid input condition. The input pin must be released (go high) and then driven low for the  $t_{TIMER}$  period before  $\overline{RST}$  asserts again.

## 7.3.3 Output (RST)

The TPS342x have an open-drain output. A pullup resistor must be used to hold the line high when the output is in a high-impedance state (not asserted). By connecting a pullup resistor to the proper voltage rail, the output can be connected to other devices at correct interface voltage levels. The TPS342x output can be pulled up to 6.5 V, independent of the device supply voltage. To ensure proper voltage levels, make sure to choose the correct pullup resistor values. The pullup resistor value is determined by  $V_{OL}$ , sink current capability, and output leakage current ( $I_{Ikg(OD)}$ ). These values are specified in *Electrical Charactersitcs*.

The *Inputs (PB1, PB2)* describes how the output is asserted or deasserted. See Figure 1 (TPS3420), Figure 2 (TPS3421), or Figure 3 (TPS3422) for a timing diagram that describes the relationship between the PB1 and PB2 inputs and the output. Figure 14 shows the TPS3421 reset timing.






Figure 14. TPS3421 Reset Timing Diagram

Any change in input condition is detected after reset is deasserted. If input PB1 or PB2 has a pulse (low-to-high-to-low) during the  $t_{RST}$  period, the change is not recognized by the device. If input PB1 or PB2 go high during the  $t_{RST}$  period, the change is detected after reset is deasserted.

## 7.4 Device Functional Modes

## 7.4.1 Normal Operation $(V_{DD} > 1.6 V)$

When the voltage on VDD is greater than 1.6 V ( $V_{DD(min)}$ ) for approximately 300  $\mu$ s ( $t_{SD}$ ), the  $\overline{RST}$  signal corresponds to the state of the PB1 and PB2 pins; see Table 1.

# 7.4.2 Below $V_{DD(min)}$ (1.6 V > $V_{DD}$ > 1.3 V)

When the voltage on VDD is less than 1.6 V but greater than 1.3 V (typical), the  $\overline{RST}$  signal corresponds to the state of the PB1 and PB2 pins; however, the electrical specifications in the *Electrical Characteristics* and *Timing Requirements* tables do not apply when  $V_{DD} < V_{DD(min)}$ .

## 7.4.3 Power-On Reset $(V_{DD} < 1.3 \text{ V})$

When the voltage on VDD is lower than 1.3 V (typical), the  $\overline{RST}$  output should be high-impedance. However, it is not ensured to be in a high impedance state under all conditions.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS342x family of devices are small, low-current, push-button reset timers. These devices use a long timing setup delay to provide the system reset signals, and avoid resets from short push-button closures. This reset configuration allows for differentiation between user inputs and hard system resets. TPS342x uses an open drain output, has an input voltage range of 1.6 V to 6.5 V, and is specified from –40°C to +125°C.


The TPS3420 and TPS3421 are used to monitor two inputs while TPS3422 is used to monitor a single input.

## 8.2 Typical Applications

#### 8.2.1 Single Input With Fixed Reset Pulse Duration

If only one input must be monitored to set the state of a logic pin, such as the enable pin of a load switch, use the TPS3422. After a reset event has occurred,  $\overline{RST}$  is held low for a fixed amount of time ( $t_{RST}$ ) regardless of the state of the PB1 pin.

An application diagram is shown in Figure 15.



Connect TS to VCC or ground for different PB time delays.

Figure 15. TPS3422 Application Diagram

#### 8.2.1.1 Design Requirements

Table 3 lists the design requirements for Figure 15.

Table 3. Design Requirements and Results

DESIGN REQUIREMENTS	DESIGN RESULT
Single input	PB1
Does not react to input signal less than 5 s	6 s (minimum)
Reset pulse greater than 240 ms	320 ms (minimum)
I <sub>CC</sub> < 5 μA	3.3 μA (maximum)

#### 8.2.1.2 Detailed Design Procedure

When the output switches to the high-Z state, the rise time of the  $\overline{RST}$  node depends on the pullup resistance and the capacitance on that node. Choose pullup resistors that satisfy both the downstream timing requirements and the sink current required to have a  $V_{OL}$  low enough for the application; 1-k $\Omega$  to 1-M $\Omega$  resistors are a good choice for low-capacitive loads.

#### 8.2.1.3 Application Curve





Figure 16. Reset Pulse Duration vs Temperature

## 8.2.2 Dual Input Applications

If two inputs must be monitored to set the state of a microprocessor reset pin, either the TPS3420 or the TPS3421 can be used. The system functionality determines which device to use. Use the TPS3420 if  $\overline{RST}$  must be held low until the signal on one of the PBx pins transitions to a logic high state. Use the TPS3421 if  $\overline{RST}$  should only be held low for a fixed amount of time ( $t_{RST}$ ) regardless of the state of the PBx pins.

An application diagram that is suitable for either the TPS3420 and the TPS3421 is shown in Figure 17.



A. Connect TS to VCC or ground for different PB time delays. Connect one PB input to ground for use as a single channel.

Figure 17. TPS3420 or TPS3421 Application Diagram



#### 8.2.2.1 Design Requirements

Table 4 lists the design requirements for Figure 17.

**Table 4. Design Requirements and Results** 

DESIGN DECLUDEMENTS	DESIGN RESULT							
DESIGN REQUIREMENTS	TPS3420	TPS3421						
Dual input	PB1 and PB2	PB1 and PB2						
Does not react to input signal less than 5 s	6 s (minimum)	6 s (minimum)						
Reset pulse greater than 140 ms	Depends on PBx timing	320 ms (minimum)						
Reset pulse ends after at least one input goes high	True	Does not depend on PBx timing						

## 8.2.2.2 Detailed Design Procedure

Determine which version of the TPS342x family best suits the functional performance required.

When the output switches to the high-Z state, the rise time of the  $\overline{RST}$  node depends on the pullup resistance and the capacitance on that node. Choose pullup resistors that satisfy both the downstream timing requirements and the sink current required to have a  $V_{OL}$  low enough for the application; 1-k $\Omega$  to 1-M $\Omega$  resistors are a good choice for low-capacitive loads.

### 8.2.2.3 Application Curve




Figure 18. Reset Pulse Duration vs Temperature



#### 8.2.3 Latched Reset Signal

Some applications require the reset signal  $(\overline{RST})$  to be latched and only change state after a second low input signal is received. To achieve a latched version of the  $\overline{RST}$  signal, a D-flip-flop can be used. The output of the D-flip-flop, Q, is then connected to the device to be reset.

See Figure 19 for an example of a latched reset signal configuration.




Figure 19. Latched Reset Schematic and Timing Diagram

## 8.2.3.1 Design Requirements

Table 5 summarizes the design requirements for Figure 19.

Table 5. Design Requirements and Results

DESIGN REQUIREMENTS	DESIGN RESULT
Single input	PB1
Latched output	Q
Does not react to input signal less than 5 s	6 s (minimum)
Reset pulse greater than 200 ms	320 ms (minimum)
I <sub>CC</sub> < 20 μA	13.3 µA (maximum)



#### 8.2.3.2 Detailed Design Procedure

Once a positive-edge triggered D-flip-flop is chosen, make sure the slew rate of the  $\overline{RST}$  signal is fast enough to trigger the flip-flop. For the SN74LVC1G74 shown in Figure 19, TI recommends a 1-k $\Omega$  pullup resistor. The RC time constant of the delay cap (C<sub>DELAY</sub>) and delay resistor (R<sub>DELAY</sub>)should be 10 times the rise time of the input voltage to VCC so that a clear signal is sent to the D-flip-flop, to initialize it into a known state.

#### 8.2.3.3 Application Curve




Figure 20. Latched Reset Waveforms Using SN74LVC1G74

## 9 Power Supply Recommendations

The input power supply should range from 1.6 V to 6.5 V and should be well regulated. Though not required, it is good analog design practice to place a 0.1-µF ceramic capacitor close to the VCC pin.



# 10 Layout

## 10.1 Layout Guidelines

Follow these guidelines for laying out the printed circuit board (PCB) that is used for the TPS342x.

- Place the VCC decoupling capacitor close to the device.
- Avoid using long traces for the VCC supply node. The VDD capacitor (C<sub>VDD</sub>), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VCC voltage.

# 10.2 Layout Example




Figure 21. Layout Example (DRY Package)



## 11 器件和文档支持

### 11.1 器件支持

### 11.1.1 开发支持

#### 11.1.1.1 评估模块

评估模块 (EVM) 可与 TPS3421EG 配套使用,帮助评估初始电路性能。 TPS3421EGEVM-156 评估模块(和相关的用户指南)可在德州仪器 (TI) 网站上的产品文件夹中获取,也可直接从 TI 网上商店购买。

## 11.1.1.2 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。 您可以从产品文件夹中的 工具和软件下获取 TPS3421EG 的 SPICE 模型。

#### 11.1.2 器件命名规则

表 6. 器件命名规则

产品	说明
TPS3422xyzzza	x 为按钮式定时器选项。 y 为不同的复位超时脉冲选项。 zzz 为封装标识符。 a 为卷带数量。

### 11.2 文档支持

### 11.2.1 相关文档

• 《TPS3421EGEVM-156 用户指南》, SLVU781

### 11.3 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 7. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS3420	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS3421	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS3422	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

## 11.4 商标

Ultrabooks is a trademark of Intel Corporation.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。



# 12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 20-Feb-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3420DDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	AD	_
TP33420DDRTR	ACTIVE	3011	DKT	0	5000	Kuns & Green	NIPDAU	Level-1-200C-UNLIM	-40 (0 125	AD	Samples
TPS3420DDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AD	Samples
TPS3421ECDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AB	Samples
TPS3421ECDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AB	Samples
TPS3421EGDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC	Samples
TPS3421EGDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC	Samples
TPS3422EGDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AE	Samples
TPS3422EGDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AE	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 20-Feb-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 7-Mar-2024


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3420DDRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3420DDRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3421ECDRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3421ECDRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3421EGDRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3421EGDRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3422EGDRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS3422EGDRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1



www.ti.com 7-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3420DDRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS3420DDRYT	SON	DRY	6	250	189.0	185.0	36.0
TPS3421ECDRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS3421ECDRYT	SON	DRY	6	250	189.0	185.0	36.0
TPS3421EGDRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS3421EGDRYT	SON	DRY	6	250	189.0	185.0	36.0
TPS3422EGDRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS3422EGDRYT	SON	DRY	6	250	189.0	185.0	36.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.










#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司