








TPS7H4002-SP

ZHCSO27B - MAY 2021 - REVISED DECEMBER 2022

TPS7H4002-SP 耐辐射保障 3V 至 5.5V 输入、3A 同步降压转换器

1 特性

- 辐射性能:
 - 耐辐射保障高达 TID 100krad(Si)
 - SEL、SEB 和 SEGR 对于 LET 的抗扰度 = 75MeV-cm²/mg
 - SET和SEFI的 LET 特征值高达 75MeV-cm²/mg
- 峰值效率:96.9%(V_O = 2.5V)
- 集成 50m Ω 和 35m Ω MOSFET
- 电源轨:3V至5.5V(输入电压)
- 3A 最大输出电流
- 灵活的开关频率选项:
 - 100kHz 至 1MHz 可调内部振荡器
 - 外部同步功能: 100 kHz 至 1 MHz
 - 可针对初级-次级应用将 SYNC 引脚配置为 500kHz 输出
- 在温度、辐射以及线路和负载调节范围内提供 0.807V ±1.5% 的电压基准
- 单调启动至预偏置输出
- 通过外部电容器进行可调节的软启动
- 用于电源定序的输入使能和电源正常输出
- 针对欠压和过压问题的电源正常输出监控
- 可调节输入欠压锁定 (UVLO)
- 20 引脚超小热增强型 Ceramic Flatpack 封装 (HKH),适用于航天应用



功能图

2 应用

- 用于 FPGA、微控制器、数据转换器和 ASIC 的太 空卫星负载点电源
- 通信负载
- 光学成像有效载荷

3 说明

TPS7H4002-SP 是一款耐辐射的 5.5V、3A 同步降压 转换器,具有高效率并集成高侧和低侧 MOSFET,实 现了针对小型设计的优化。通过采用电流模式控制来减 少元件数量,同时选择高开关频率来缩小电感器尺寸, 从而进一步节省空间。

输出电压启动斜坡由 SS/TR 引脚控制,可实现独立电 源运行,或者跟踪状态下的运行。此外,正确配置启用 与开漏电源正常引脚也可实现电源排序。此外, TPS7H4002-SP 可配置为初级-次级模式以实现并联运

高侧 FET 的逐周期电流限制可在过载情况下保护器 件,并通过低侧电源限流防止电流失控,从而实现功能 增强。此外,还提供关闭低侧 MOSFET 的低侧吸收电 流限值,以防止过多的反向电流。当芯片温度超过热限 值时,热关断会禁用此器件。

器件信息

	PP 1 1 1 1	
器件型号 ⁽¹⁾	等级 ⁽²⁾	封装
5962R2021001VSC	飞行等级 QMLV-RHA 100krad(Si)	CFP (20) 7.37 mm × 12.75 mm
TPS7H4002HKH/EM	工程样片(3)	质量 = 1.22 g ⁽⁴⁾
5962R2021002V9A	飞行等级 QMLV-RHA KGD 100krad(Si)	裸片

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。
- (2)有关器件等级的其他信息,请查看 SLYB235
- (3)这些器件仅适用于工程评估。器件按照不合规的流程进行加工 处理。这些器件不适用于鉴定、生产、辐射测试或飞行用途。 这些零器件无法在 - 55°C 至 125°C 的完整 MIL 额定温度范围 内或运行寿命中保证其性能。
- 质量误差在 ±10% 以内



Table of Contents

1 特性	1	8 Application and Implementation	30
2 应用		8.1 Application Information	<mark>3</mark> 0
3 说明		8.2 Typical Application	30
4 Revision History		9 Power Supply Recommendations	36
5 Pin Configuration and Functions		10 Layout	37
6 Specifications		10.1 Layout Guidelines	37
6.1 Absolute Maximum Ratings		10.2 Layout Example	37
6.2 ESD Ratings		11 Device and Documentation Support	38
6.3 Recommended Operating Conditions		11.1 Documentation Support	38
6.4 Thermal Information		11.2 接收文档更新通知	38
6.5 Electrical Characteristics		11.3 支持资源	38
6.6 Typical Characteristics		11.4 Trademarks	38
7 Detailed Description		11.5 Electrostatic Discharge Caution	38
7.1 Overview		11.6 术语表	38
7.2 Functional Block Diagram	21	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	39
7.4 Device Functional Modes			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (August 2021) to Revision B (December 2022)		
Added Bare Die Information table	3	
Added Bond Pad Coordinates in Microns table	3	
Updated Typical Application Schematic	30	
Added Output Schottky Diode section		
Changes from Revision * (May 2021) to Revision A (August 2021)	Page	
• 将器件状态从 <i>预告信息</i> 更改为 <i>量产数据</i>	1	



5 Pin Configuration and Functions




图 5-1. HKH Package 20-Pin CFP Bottom View

表 5-1. Pin Functions

PIN		1/0	PERCENTION		
NO.	NAME	I/O	DESCRIPTION		
1	GND	_	Return for control circuitry. ⁽¹⁾		
2	EN	ı	EN pin is internally pulled up allowing for the pin to be floated to enable the device. Adjust the input undervoltage lockout (UVLO) with two resistors.		
3	RT	I/O	nternal oscillation mode, a resistor is connected between the RT pin and GND to set the switching frequency. Leaving this pin ting sets the internal switching frequency to 500 kHz.		
4	SYNC	I/O	Optional 100-kHz to 1-MHz external system clock input.		
5	VIN	ı	Input power for the control circuitry of the switching regulator.		
6	PVIN		Input power for the output stage of the switching regulator.		
7	— PVIN I Imput po		at power for the output stage of the switching regulator.		
8					
9	PGND	_	Return for low-side power MOSFET.		
10					
11					
12					
13	PH	0	Switch phase node.		
14					
15					
16	REFCAP	0	Required 470-nF external capacitor for internal reference.		
17	VSENSE	ı	Inverting input of the gm error amplifier.		
18	COMP	I/O	Error amplifier output and input to the output switch current comparator. Connect frequency compensation to this pin.		
19	SS/TR	I/O	Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.		
20	PWRGD	0	Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, overvoltage, or EN shutdown, or during slow start.		

⁽¹⁾ GND (pin 1, analog ground) must be connected to PGND external to the package. Thermal pad must be connected to a heat dissipating layer. Thermal pad is internally connected to the seal ring and GND.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 5-2. Bare Die Information

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
15 mils	Silicon with backgrind	Ground	ALCU	1050 nm




表 5-3. Bond Pad Coordinates in Microns

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
AVSS	1	938.16	5098.41	1064.16	5224.41
AVSS	2	759.06	5098.41	885.06	5224.41
N/C	3	579.96	5098.41	705.96	5224.41
AVSS	4	400.86	5098.41	526.86	5224.41
AVSS	5	221.76	5098.41	347.76	5224.41
EN	6	38.7	4843.98	164.7	4969.98
RT	7	38.7	4115.43	164.7	4241.43
SYNC	8	38.7	3936.33	164.7	4062.33
VIN	9	55.89	3473.865	181.89	3599.865
VIN	10	55.89	3285.765	181.89	3411.765
VIN	11	55.89	3097.665	181.89	3223.665
VIN	12	55.89	2909.565	181.89	3035.565
PVIN	13	360.045	2468.025	486.045	2594.025
PVIN	14	500.805	2468.025	626.805	2594.025
PVIN	15	643.905	2468.025	769.905	2594.025
PVIN	16	782.505	2468.025	908.505	2594.025
PVIN	17	360.045	2312.595	486.045	2438.595
PVIN	18	500.805	2312.595	626.805	2438.595
PVIN	19	643.905	2312.595	769.905	2438.595
PVIN	20	782.505	2312.595	908.505	2438.595
PVIN	21	360.045	1868.265	486.045	1994.265
PVIN	22	500.805	1868.265	626.805	1994.265
PVIN	23	643.905	1868.265	769.905	1994.265
PVIN	24	782.505	1868.265	908.505	1994.265
PVIN	25	360.045	1712.835	486.045	1838.835
PVIN	26	500.805	1712.835	626.805	1838.835
PVIN	27	643.905	1712.835	769.905	1838.835
PVIN	28	782.505	1712.835	908.505	1838.835
PGND	29	360	1004.625	486	1130.625
PGND	30	498.6	1004.625	624.6	1130.625
PGND	31	637.2	1004.625	763.2	1130.625
PGND	32	775.8	1004.625	901.8	1130.625
PGND	33	360	863.955	486	989.955
PGND	34	498.6	863.955	624.6	989.955
PGND	35	637.2	863.955	763.2	989.955
PGND	36	775.8	863.955	901.8	989.955
PGND	37	360	384.525	486	510.525
PGND	38	360	243.855	486	369.855
PGND	39	503.1	243.855	629.1	369.855
PGND	40	503.1	384.525	629.1	510.525
PGND	41	641.7	243.855	767.7	369.855
PGND	42	641.7	384.525	767.7	510.525
PGND	43	775.8	243.855	901.8	369.855
PGND	44	775.8	384.525	901.8	510.525
PH	45	1239.66	97.425	1365.66	223.425



表 5-3. Bond Pad Coordinates in Microns (continued)

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
PH	46	1374.66	529.965	1500.66	655.965
PH	47	1378.26	97.425	1504.26	223.425
PH	48	1516.86	97.425	1642.86	223.425
PH	49	1657.26	97.425	1783.26	223.425
PH	50	1790.46	529.965	1916.46	655.965
PH	51	1651.86	529.965	1777.86	655.965
PH	52	1513.26	529.965	1639.26	655.965
PH	53	1790.46	718.515	1916.46	844.515
PH	54	1651.86	718.515	1777.86	844.515
PH	55	1513.26	718.515	1639.26	844.515
PH	56	1374.66	718.515	1500.66	844.515
PH	57	1790.46	1150.065	1916.46	1276.065
PH	58	1651.86	1150.065	1777.86	1276.065
PH	59	1513.26	1150.065	1639.26	1276.065
PH	60	1374.66	1150.065	1500.66	1276.065
PH	61	1795.365	1565.1	1921.365	1691.1
PH	62	1655.865	1565.1	1781.865	1691.1
PH	63	1515.465	1565.1	1641.465	1691.1
PH	64	1376.865	1565.1	1502.865	1691.1
PH	65	1795.365	2016	1921.365	2142
PH	66	1655.865	2016	1781.865	2142
PH	67	1515.465	2016	1641.465	2142
PH	68	1376.865	2016	1502.865	2142
PH	69	1795.365	2164.86	1921.365	2290.86
PH	70	1655.865	2164.86	1781.865	2290.86
PH	71	1515.465	2164.86	1641.465	2290.86
PH	72	1376.865	2164.86	1502.865	2290.86
PH	73	1795.365	2615.76	1921.365	2741.76
PH	74	1655.865	2615.76	1781.865	2741.76
PH	75	1515.465	2615.76	1641.465	2741.76
PH	76	1376.865	2615.76	1502.865	2741.76
REFCAP_NU	77	1933.245	3572.46	2059.245	3698.46
VSENSE	78	1933.245	3770.415	2059.245	3896.415
COMP	79	1933.245	3949.515	2059.245	4075.515
SS	80	1933.2	4149.135	2059.2	4275.135
PWRGD	81	1933.2	4292.325	2059.2	4418.325

6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT	
	VIN	- 0.3	7.5		
	PVIN	- 0.3	7.5		
	EN	- 0.3	5.5		
	VSENSE	- 0.3	3.3		
Input voltage	COMP	- 0.3	3.3	V	
	PWRGD	- 0.3	5.5		
	SS/TR	- 0.3	5.5		
	RT	- 0.3	5.5		
	SYNC	- 0.3	7.5		
	REFCAP	- 0.3	3.3		
Output voltage	РН	- 1	7.5	V	
	PH 10-ns transient	- 3	7.5		
Vdiff	(GND to exposed thermal pad)	- 0.2	0.2	V	
Source current	PH	Current limit	Current limit	Α	
Source current	RT		±100	μA	
	PH	Current limit	Current limit	Α	
Sink current	PVIN	Current limit	Current limit	Α	
Sink current	COMP		±200	μΑ	
	PWRGD	- 0.1	5	mA	
Operating junction temperature - 55		150	°C		
Storage temperature, T _{stg}		- 65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±750	\/	
V _(ESD)	Lieutostatic discriarge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
T _J	Junction operating temperature	- 55	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	HKH (CFP)	UNIT
		20 PINS	
R ₀ JA	Junction-to-ambient	25.0	°C/W
R _{θ JC(bot)}	Junction-to-case (top) thermal resistance	7.5	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	0.57	°C/W
R ₀ JB	Junction-to-board thermal resistance	8.3	°C/W

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



6.4 Thermal Information (continued)

		TPS7H4002-SP	
	THERMAL METRIC ⁽¹⁾	HKH (CFP)	UNIT
		20 PINS	
ΨJT	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.2	°C/W

⁽¹⁾ For more information about the traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $T_J = -55$ °C to 125°C, VIN = PVIN = 3.0 V to 5.5 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY VOLTAGE (VIN AND PVIN PINS)						
PVIN operating input voltage		3.0		5.5	V	
PVIN internal UVLO threshold	PVIN rising		2.50		V	
PVIN internal UVLO hysteresis			450		mV	
VIN operating input voltage		3.0		5.5	V	
VIN internal UVLO threshold	VIN rising		2.75	3.0	V	
VIN internal UVLO hysteresis			150		mV	
VIN shutdown supply current	V _{EN} = 0 V		1.75	3	mA	
VIN operating - non switching supply current	V _{SENSE} = V _{BG}		2.5	5	mA	
ENABLE AND UVLO (EN PIN)						
Enable threshold	Rising		1.14	1.18	V	
Litable tilleshold	Falling	1.05	1.12		v	
Input current	V _{EN} = 1.1 V		6.1		μ A	
Hysteresis current	V _{EN} = 1.3 V		3.0		μ А	
VOLTAGE REFERENCE	·					
	0 A ≤ lout ≤ 3 A, - 55°C	0.795	0.806	0.817	V	
Voltage reference	0 A ≤ lout ≤ 3 A, 25°C	0.796	0.807	0.818		
	0 A ≤ lout ≤ 3 A, 125°C	0.797	0.808	0.819		
REFCAP voltage	470 nF		1.211		V	
MOSFET		•	,			
High-side switch resistance	PVIN=VIN= 3 V, lead length = 4 mm		50		mΩ	
High-side switch resistance ⁽¹⁾	PVIN=VIN= 5 V, lead length = 4mm		45		mΩ	
High-side switch resistance ⁽¹⁾	PVIN=VIN= 5.5 V, lead length = 4 mm		43		mΩ	
Low-side switch resistance ⁽¹⁾	PVIN=VIN= 3 V, lead length = 4mm		35		mΩ	
Low-side switch resistance ⁽¹⁾	PVIN=VIN= 5 V, lead length = 4mm		34		mΩ	
Low-side switch resistance ⁽¹⁾	PVIN=VIN= 5.5 V, lead length = 4mm		33		mΩ	
ERROR AMPLIFIER		ı				
Error amplifier transconductance (g _m) ⁽²⁾	- 2 μ A < I _{COMP} < 2 μ A, V _(COMP) = 1 V	900	1400	1900	μS	
Error amplifier dc gain ⁽²⁾	V _{SENSE} = 0.8 V		10000		V/V	
Error amplifier source current ⁽²⁾	V _(COMP) = 1 V, 100-mV input overdrive	85	140	185	μА	
Error amplifier sink current (2)	V _(COMP) = 1 V, 100-mV input overdrive	85	140	185	μА	
Error amplifier output resistance (2)			7		ΜΩ	
Start switching threshold ⁽²⁾			0.25		V	
	-55°C, V _(COMP) ≤ 1.1 V		12			
COMP to Iswitch gm ⁽²⁾	25°C, V _(COMP) ≤ 1.1 V		12		S	
_	125°C, V _(COMP) ≤ 1.1 V		12			

Product Folder Links: TPS7H4002-SP

www.ti.com.cn

6.5 Electrical Characteristics (continued)


 $T_J = -55^{\circ}C$ to 125°C, VIN = PVIN = 3.0 V to 5.5 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
CURRENT LIMIT						
	VIN = 3 V		7.9			
High-side switch current limit threshold (3)	VIN = 5 V		6.2		Α	
	VIN = 5.5 V		6.2			
Low-side switch sourcing current limit ⁽³⁾	VIN = 5 V		8		Α	
Low-side switch sinking current limit	VIN = 5 V		3		Α	
SLOPE COMPENSATION						
	f _{sw} = 100 kHz		-0.69			
Slope compensation	f _{sw} = 500 kHz		-3.4		A/µs	
	f _{sw} = 1 MHz		-7.0			
THERMAL SHUTDOWN	1			,		
Thermal shutdown			170		°C	
Thermal shutdown hysteresis			30		°C	
INTERNAL SWITCHING FREQUENCY	1	1				
Internally set frequency	RT = Open	395	500	585	kHz	
	RT = 100 kΩ (1%)	395	500	585		
Externally set frequency	RT = 487 kΩ (1%)	80	100	115	kHz	
	RT = 47 kΩ (1%)	900	1000	1100		
EXTERNAL SYNCHRONIZATION						
SYNC out low-to-high rise time (10%/90%)	Cload = 25 pF		70	130	ns	
SYNC out high-to-low fall time (90%/10%)	Cload = 25 pF		6	15.5	ns	
Falling edge delay time ⁽⁵⁾			180		0	
SYNC out high level threshold	Ι _{ΟΗ} = 50 μΑ	VIN - 0.3			V	
SYNC out low level threshold	Ι _{ΟL} = 50 μΑ	1		600	mV	
SYNC in low level threshold	PVIN=VIN= 3 V			700	mV	
SYNC in high level threshold	PVIN=VIN= 3 V	2.45		- 111	V	
SYNC in low level threshold	PVIN=VIN= 5.5 V			700	mV	
SYNC in high level threshold	PVIN=VIN= 5.5 V	4.25		- 111	V	
SYNC in frequency range ⁽⁴⁾		100		1000	kHz	
PH (PH PIN)						
Minimum on time	Measured at 10% to 90% of VIN, 25°C, I _{PH} = 2 A		190	235	ns	
SLOW START AND TRACKING (SS/TR PIN)						
SS charge current		1.5	2.5	3	μ A	
SS/TR to VSENSE matching	V _(SS/TR) = 0.4 V		30	90	mV	
POWER GOOD (PWRGD PIN)	- (00/11)			55		
	V _{SENSE} falling (fault)		91	T		
	V _{SENSE} rising (good)	94				
VSENSE threshold	V _{SENSE} rising (fault)			% Vref		
	V _{SENSE} falling (good)		109			
Output high leakage	$V_{SENSE} = V_{ref}, V_{(PWRGD)} = 5 \text{ V}$		30	181	nA	
Output low	I _(PWRGD) = 2 mA	+		0.3	V	
Minimum VIN for valid output	V _(PWRGD) < 0.5 V at 100 μA	+	0.6	1		
Minimum SS/TR voltage for PWRGD	V(PWRGD) > 0.5 V at 100 PA		J.U	1	V	


- (1) Measured at pins.
- Ensured by design only. Not tested in production. (2)
- (3) Parameter is not tested in production.
- Parameter is production tested at nominal voltage with VIN = PVIN = 5 V.
- (5) Bench verified. Not tested in production.




6.6 Typical Characteristics














































7 Detailed Description

7.1 Overview

The device is a 5.5-V, 3-A synchronous step-down (buck) converter with two integrated MOSFETs, a PMOS for the high side and a NMOS for the low side. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control, which also simplifies external frequency compensation. The wide switching frequency, 100 kHz to 1 MHz, allows for efficiency and size optimization when selecting the output filter components.

The device is designed for safe monotonic startup into prebiased loads. The default start up is when VIN is typically 3 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage UVLO with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current. The total operating current for the device is approximately 5 mA when not switching and under no load. When the device is disabled, the supply current is typically less than 2.5 mA.

The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 3 A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.


The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open-drain MOSFET which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage VREF and asserts high when the VSENSE pin voltage is 94% to 106% of the VREF.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power-supply sequencing during power-up. A small-value capacitor or resistor divider should be coupled to the pin for slow start or critical power-supply sequencing requirements.

The device is protected from output overvoltage, overload, and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the VREF. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections, which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the slow-start circuit automatically when the junction temperature drops 10°C typical below the thermal shutdown trip point.

Product Folder Links: TPS7H4002-SP

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system. Both pins have an input voltage range from 3 to 5.5 V. A voltage divider connected to the EN pin can adjust the input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power-up behavior.

7.3.2 Voltage Reference

The voltage reference system produces a precise voltage reference as indicated in *Electrical Characteristics*.

7.3.3 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. TI recommends to use 1% tolerance or better resistors. Start with a 10 k Ω for R_{TOP} and use 方程式 1 to calculate R_{BOTTOM}. To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R_{BOTTOM} = \frac{V_{REF}}{VOUT - V_{REF}} \times R_{TOP}$$
(1)

where

V_{RFF} = 0.807 V

7.3.4 Safe Start-Up Into Prebiased Outputs

The device is designed to prevent the low-side MOSFET from discharging a prebiased output. During monotonic prebiased startup, the low-side MOSFET is not allowed to sink current until the SS/TR pin voltage is higher than 1.55 V.

7.3.5 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.807-V voltage reference. The transconductance of the error amplifier is 1400 $\,^{\mu}$ A/V during normal operation. The frequency compensation network is connected between the COMP pin and ground. The error amplifier DC gain is typically 10,000 V/V.

7.3.6 Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents subharmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

7.3.7 Enable and Adjust UVLO

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low I_q state. The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150-mV typical.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN in split-rail applications, then the EN pin can be configured as shown in $\boxed{8}$ 7-1, $\boxed{8}$ 7-2, and $\boxed{8}$ 7-3. A ceramic capacitor in parallel with the bottom resistor R_2 is recommended to reduce noise on the EN pin.

The EN pin has a small pullup current, I_p , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by I_h after the EN pin crosses the enable threshold. Calculate the UVLO thresholds with 方程式 2 and 方程式 3.

Product Folder Links: TPS7H4002-SP




图 7-1. Adjustable VIN UVLO




图 7-2. Adjustable PVIN UVLO




图 7-3. Adjustable VIN and PVIN UVLO

$$R_{1} = \frac{V_{START} \times \frac{V_{ENFALLING}}{V_{ENRISING}} - V_{STOP}}{I_{p} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}}\right) + I_{h}}$$
(2)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



$$R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{1}(I_{p} + I_{h})}$$
(3)

where

- $I_h = 3 \mu A$
- I_p = 6.1 μA
- V_{ENRISING} = 1.14 V
- V_{ENFALLING} = 1.12 V

7.3.8 Adjustable Switching Frequency and Synchronization (SYNC)

The switching frequency of the device supports three modes of operations. The modes of operation are set by the conditions on the RT and SYNC pins. At a high level, these modes can be described as primary-secondary, internal oscillator, and external synchronization modes.

In primary-secondary mode, the RT pin of the primary device should be left floating; the internal oscillator is set to 500 kHz, and the SYNC pin is set as an output clock. The SYNC output is in phase with respect to the internal oscillator of the primary device. SYNC out signal level is the same as VIN level with 50% duty cycle. SYNC signal feeding the secondary module, which is in phase with the primary clock, gets internally inverted (180° out of phase with the primary clock) internally in the secondary module. When trying to parallel with another converter, the RT pin of the second (secondary) converter must have its RT pin populated such that the converter frequency of the secondary converter must be within ±5% of the primary converter. This is required because the RT pin also sets the proper operation of slope compensation.

In internal oscillator mode, a resistor is connected between the RT pin and GND. The SYNC pin requires a 10-k Ω resistor to GND for this mode to be effective. The switching frequency of the device is adjustable from 100 kHz to 1 MHz by placing a maximum of 510 k Ω and a minimum of 47 k Ω respectively. To determine the RT resistance for a given switching frequency, use 2 or the curve in 3 7-4. To reduce the solution size, the designer should set switching frequency as high as possible, but consider the tradeoffs of supply efficiency and minimum controllable on-time.

$$RT(F_{SW}) = 67009 \times F_{SW}^{-1.0549}$$
 (4)

where

- RT in $k \Omega$
- F_{SW} in kHz




图 7-4. RT vs Switching Frequency

In external synchronization mode, a resistor is connected between the RT pin and GND. The SYNC pin requires a toggling signal for this mode to be effective. The switching frequency of the device goes 1:1 with that of SYNC

www.ti.com.cn

pin. External system clock-user supplied sync clock signal determines the switching frequency. If no external clock signal is detected for 20 µs, then TPS7H4002-SP transitions to its internal clock, which is typically 500 kHz. An external synchronization using an inverter to obtain phase inversion is necessary. RT values of the primary and secondary converter must be within ±5% of the external synchronization frequency. This is necessary for proper slope compensation. A resistance in the RT pin is required for proper operation of the slope compensation circuit. To determine the RT resistance for a given switching frequency, use 方程式 4 or the curve in 图 7-4.

These modes are described in 表 7-1.

RT PIN	SYNC PIN	SWITCHING FREQUENCY	DESCRIPTION AND NOTES			
Float	Generates an output signal	500 kHz	SYNC pin behaves as an output. SYNC output signal is in phase with the internal 500-kHz switching frequency.			
47-k Ω to 510-k Ω resistor to AGND	10-k Ω resistor to GND	100 kHz to 1 MHz	Internally generated switching frequency is based upon the resistor value present at the RT pin.			
	User-supplied sync clock or TPS7H4002-SP primary device sync output	Internally synchronized to external clock. External clock is inverted internally.	Set value of RT that corresponds to the externally supplied sync frequency.			

丰 7.1 Switching Fraguency SVNC and DT Din Hooga Table

7.3.9 Slow Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow-start time. 方程式 5 shows the calculations for the slow-start time (t_{SS}, 10% to 90%) and slow-start capacitor (C_{SS}). The voltage reference (VREF) is 0.807 V and the slow-start charge current (I_{SS}) is 2.5 μA.

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)}$$
(5)

When any of the following 3 scenarios occur; the input UVLO is triggered, the EN pin is pulled below 1.05 V, or a thermal shutdown event occurs; the device stops switching and enters low current operation. At the subsequent power-up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft-start behavior.

7.3.10 Power Good (PWRGD)

The PWRGD pin is an open-drain output. When the VSENSE pin is between 94% and 106% of the internal voltage reference, the PWRGD pin pull-down is deasserted and the pin floats. TI recommends to use a pullup resistor between 10 k Ω to 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD is in a defined state when the VIN input voltage is greater than 1 V but has reduced current sinking capability. The PWRGD achieves full current sinking capability when the VIN input voltage is above 3 V.

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the input UVLO or thermal shutdown are asserted, the EN pin is pulled low or the SS/TR pin is below 1.55 V.

7.3.11 Sequencing (SS/TR)

Many of the common power-supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins.

is coupled to the EN pin of the second device, which enables the second power supply after the primary supply reaches regulation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






图 7-5. Sequential Start-Up Sequence

图 7-6 shows the method implementing ratiometric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow-start time, the pullup current source must be doubled in 方程式 5.




图 7-6. Ratiometric Start-Up Sequence

Ratiometric and simultaneous power-supply sequencing can be implemented by connecting the resistor network of R_1 and R_2 (shown in $\[mathbb{R}$ 7-7) to the output of the power supply that needs to be tracked or another voltage reference source. Using $\[mathbb{f}$ 2 6 and $\[mathbb{f}$ 27, the tracking resistors can be calculated to initiate the VOUT2 slightly before, after, or at the same time as VOUT1. $\[mathbb{f}$ 2 8 is the voltage difference between VOUT1 and VOUT2.

To design a ratiometric start-up in which the VOUT $_2$ voltage is slightly greater than the VOUT $_1$ voltage when VOUT $_2$ reaches regulation, use a negative number in 方程式 6 and 方程式 7 for \triangle V. 方程式 8 results in a positive number for applications where the VOUT $_2$ is slightly lower than VOUT $_1$ when VOUT $_2$ regulation is achieved.

The Δ V variable is 0 V for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (V_{SS-OFFSET}, 30 mV) in the slow-start circuit and the offset created by the pullup current source (I_{SS} = 2.5 μ A) and tracking resistors, the V_{SS-OFFSET} and I_{SS} are included as variables in the equations.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

To ensure proper operation of the device, the calculated R_1 value from 方程式 6 must be greater than the value calculated in 方程式 9.

$$R_1 = \frac{\text{VOUT}_2 + \Delta V}{\text{V}_{\text{REF}}} \times \frac{\text{V}_{\text{SS}-\text{OFFSET}}}{\text{I}_{\text{SS}}}$$
 (6)

$$R_2 = \frac{V_{REF} \times R_1}{VOUT_2 + \Delta V - V_{REF}}$$
(7)

$$\Delta V = VOUT_1 - VOUT_2 \tag{8}$$

$$R_1 > 2800 \times VOUT_1 - 180 \times \Delta V \tag{9}$$




图 7-7. Ratiometric and Simultaneous Start-Up Sequence

7.3.12 Output Overvoltage Protection (OVP)

The device incorporates an output OVP circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

7.3.13 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side and low-side MOSFET.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

7.3.13.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference, the high-side switch is turned off.

7.3.13.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle.

When the low-side MOSFET turns off, the switch node increases and forward biases the high-side MOSFET parallel diode (the high-side MOSFET is still off at this stage).

7.3.14 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 165°C (typical).

7.3.15 Turn-On Behavior

Minimum on-time specification determines the maximum operating frequency of the design. As the unit starts up and goes through its soft-start process, the required duty-cycle is less than the minimum controllable on-time. This can cause the converter to skip pulses. Thus, instantaneous output pulses can be higher or lower than the desired voltage. This behavior is only evident when operating at high frequency with high bandwidth. When the minimum on-pulse is greater than the minimum controllable on-time, the turn-on behavior is normal.

7.3.16 Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits shown in $\boxed{8}$ 7-8. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.

The following design guidelines are provided for advanced users who prefer to compensate using the general method. The step-by-step design procedure described in *Detailed Design Procedure* may also be used.




图 7-8. Types of Frequency Compensation

The general design guidelines for device loop compensation are as follows:

- 1. Determine the crossover frequency f_{co} . A good starting point is one-tenth of the switching frequency, f_{SW} .
- 2. R₃ can be determined by:

Product Folder Links: TPS7H4002-SP



$$R_{3} = \frac{2\pi \times f_{co} \times V_{OUT} \times C_{OUT}}{gm_{ea} \times Vref \times gm_{ps}}$$
(10)

where gm_{ea} is the gm of the error amplifier (1400 $\,\mu$ S), gm_{ps} is the gm of the power stage (12 S) and VREF is the reference voltage (0.807 V).

3. Place a compensation zero at the dominant pole $f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi} \text{ using } C_1 \text{ and } R_3.$ C_1 can be determined by

$$C_1 = \frac{C_{OUT} \times R_L}{R_3} \tag{11}$$

4. C₂ is optional. It can be used to cancel the zero from the equivalent series resistance (ESR) of the output capacitor C_{OUT}.

$$C_2 = \frac{C_{OUT} \times R_{ESR}}{R_3} \tag{12}$$

7.4 Device Functional Modes

7.4.1 Fixed-Frequency PWM Control

The device uses fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference which compares to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.

7.4.2 Continuous Current Mode (CCM) Operation

As a synchronous buck converter, the device normally works in CCM under all load conditions.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The TPS7H4002-SP device is a highly-integrated synchronous step-down DC-DC converter. The device is used to convert a higher DC-DC input voltage to a lower DC output voltage with a maximum output current of 3 A.

The TPS7H4002-SP user's guide is available on the TI website, SLVUBI1. The guide highlights standard EVM test results, schematic, and BOM for reference.

8.2 Typical Application




图 8-1. Typical Application Schematic

8.2.1 Design Requirements

This example highlights a design using the TPS7H4002-SP based on its evaluation module. For more details, please refer to the EVM user's guide, SLVUBI1. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 8-1.	Design	Parameter:	s
			_

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage	2.5 V
Maximum output current	3 A
Transient response 1.5-A load step	Δ VOUT = 3%
Input voltage	5-V
Output voltage ripple	20 mVp-p
Start input voltage (rising VIN)	4.5 V
Stop input voltage (falling VIN)	4.3 V
Switching frequency	500 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter's efficiency and thermal performance. In this design, a switching frequency of 500 kHz is selected. Based on \boxtimes 7-4, the RT value is set to a standard value of 95.3 k Ω .

8.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use 方程式 13. K_L is a coefficient that represents the amount of inductor ripple current relative to the maximum output current, I_O . The inductor ripple current is filtered by the output capacitor therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer depending on specific system needs. Typical values for K_L range from 0.1 to 0.5. For low output currents, the value of K_L could be increased to reduce the value of the output inductor.

$$L = \frac{V_{INMAX} - VOUT}{I_O \times K_L} \times \frac{VOUT}{V_{INMAX} \times f_{SW}}$$
(13)

For this design example, use $K_L = 0.4$ and the inductor value is calculated to be 2.2 μ H for nominal VIN = 5 V.

8.2.2.3 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. 方程式 14 shows the minimum output capacitance, from the electrical point of view, necessary to accomplish this.

$$C_{OUT} > \frac{2 \times \Delta I_{O}}{f_{SW} \times \Delta VOUT}$$
(14)

Where Δ I_O is the change in output current, f_{SW} is the regulator switching frequency and Δ VOUT is the allowable change in the output voltage. For this example, the transient load response is specified as a 3% change in VOUT for a load step of 1.5 A. For this example, Δ I_O = 1.5 A and Δ VOUT = 0.05 × 2.5 = 0.125 V. Using these numbers gives a minimum capacitance of 80 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. However, for space applications and large capacitance values, tantalum capacitors are typically used which have a certain ESR value to take into consideration.

方程式 15 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{SW} is the switching frequency, VOUT_{ripple} is the maximum allowable output voltage ripple, and I_{ripple} is the inductor ripple current. In this case, the maximum output voltage ripple is 20 mV. Under this requirement, 方程式 15 yields 15 μ F.

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{I_{ripple}}{VOUT_{ripple}}$$
 (15)

方程式 16 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. 方程式 16 indicates the ESR should be less than 16.7 m Ω .

$$R_{ESR} < \frac{VOUT_{ripple}}{I_{ripple}} \tag{16}$$

For this specific design, taking into consideration the stringent requirements for space applications, an output capacitor of 330 μ F with ESR = 6 m Ω has been selected.

8.2.2.4 Output Schottky Diode

Typical Application Schematic shows a Schottky diode between the phase node pin (PH) and GND of the TPS7H4002-SEP. This external diode is in parallel with the internal low-side power FET of the device and typically has superior reverse recovery characteristics when compared to the body diode of the internal low-side FET. This improved reverse recovery provides two key benefits. The first benefit is an better overall efficiency for the converter due to lower losses associated with the diode reverse recovery. The second key advantage is that the parasitic-induced noise associated with the reverse recovery current pulse (as detailed in Figure 5 of *Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters*) is drastically reduced. In the absence of the Schottky diode, this noise can manifest itself on the power ground plane internal to the TPS7H4002-SEP. If significant enough, the noise can reduce the dynamic range of the error amplifier and result in higher output voltage ripple. For this reason, it is highly recommended to use the external Schottky diode in the converter design. At the least, a PCB footprint for the diode should be included in the PCB design phase in case it is needed to achieve the system requirements.

8.2.2.5 Slow Start Capacitor Selection

8.2.2.6 Undervoltage Lockout (UVLO) Set Point

The UVLO can be adjusted using the external voltage divider network formed by R_1 and R_2 . R_1 is connected between VIN and the EN pin of the TPS7H4002-SP and R_2 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when

Product Folder Links: TPS7H4002-SP

www.ti.com.cn

the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above selected voltage (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below (UVLO stop or disable) voltage. 方程式 2 and 方程式 3 can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified in 表 8-1, the nearest standard resistor value for R_1 is 10 k Ω and for R_2 is 3.4 k Ω .

8.2.2.7 Output Voltage Feedback Resistor Selection

The resistor divider network R_{TOP} and R_{BOTTOM} is used to set the output voltage. For the example design, 10 k Ω was selected for R_{TOP} . Using 方程式 1, R_{BOTTOM} is calculated as 4.77 k Ω . The nearest standard 1% resistor is 4.7 k Ω .

8.2.2.8 Compensation Component Selection

There are several industry techniques used to compensate DC-DC regulators. For this design, type 2B compensation is used as shown in Small Signal Model for Frequency Compensation.

A good starting rule of thumb is to set the crossover frequency fco to roughly one-tenth of the converter switching frequency. This will generally provide good transient response and ensure that the modulator poles do not degrade phase margin. For this particular design, the target crossover frequency was set to be slightly lower than the rule of thumb at 30 kHz in order to optimize the phase margin of the frequency response.

The compensation components can be calculated using 方程式 10 and 方程式 11. The values calculated for R₃ and C_1 are 11.8 k Ω and 22 nF, respectively.

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R_3 and C_1 . The pole frequency is given by 方程式 17.

$$f_{p} = \frac{1}{2\pi \times R_{3} \times C_{2}} \tag{17}$$

8.2.3 Parallel Operation

The TPS7H4002-SP can be configured in primary-secondary mode to provide 6-A output current as shown in [8] 8-2.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






图 8-2. Parallel Configuration Showing Primary and Secondary

The design procedure to configure the primary-secondary operation using the internal oscillator is as follows:

- The RT pin of the primary device must be left floating. This achieves two purposes: to set the frequency to 500 kHz (typical) using the internal oscillator and to configure the SYNC pin of the primary device as an output pin with a 500-kHz clock in phase respect to the internal oscillator of the primary device. For more details, see *Adjustable Switching Frequency and Synchronization (SYNC)* section.
- The RT pin on secondary device should be connected to a resistor such that the frequency of the secondary device is within 5% of the primary's frequency, 500 kHz in this case. See <a>[8] 7-4 for reference.
- SYNC pin of the primary device must be connected to the SYNC pin of the secondary device.
- Only a single feedback network is needed connected to the VSENSE pin of the primary device. Therefore, both VSENSE pins must be connected.
- Only a single compensation network is needed connected to the COMP pin of the primary device. Therefore both COMP pins must be connected.
- Only a single soft start capacitor is needed connected to the SS pin of the primary device. Therefore both SS pins must be connected.
- Only a single enable signal (or resistor divider) is needed connected to the EN pin of the primary device. Therefore, both EN pins must be connected.
- Since the primary device controls the compensation, soft start and enable networks, the factor of 2 must be taken into account when calculating the components associated with these pins.

The primary-secondary mode can also be implemented using an external clock. In such case, a different frequency other than 500 kHz can be used. When using an external clock, only the RT and SYNC pins configuration varies as follows:

- RT pins of both primary and secondary device must be connected to a resistor matching the frequency of the external clock being used. See

 7-4 for reference.
- The external clock is connected to the SYNC pin of the primary device. A 10-k Ω resistor to GND should be connected to the SYNC pin as well.
- An inverted clock (180° in phase respect to the primary device) must be connected to the SYNC pin of the secondary device. A 10-kΩ resistor to GND should be connected to the SYNC pin as well.

8.2.4 Application Curve

The evaluation module for the TPS7H4002-SP was used to capture a load step response of the device. The testing conditions were:

- VIN = PVIN = 5 V
- VOUT = 2.5 V
- Load step = 0 A to 3 A
- Switching frequency = 500 kHz




图 8-3. 3-A Step Response for 500-kHz Switching Operation



9 Power Supply Recommendations

The TPS7H4002-SP is designed to operate from an input voltage supply range between 3 V and 5.5 V. This supply voltage must be well regulated and proper local bypass capacitors should be used for proper electrical performance from PVIN to GND and from VIN to GND. Due to stringent requirements for space applications, typically additional input bypass capacitors are used. The TPS7H4002-SP Evaluation Module uses a 22- μ F ceramic capacitor and a 330- μ F polymer tantalum capacitor from PVIN to GND, and a 4.7 μ F and a 0.1 μ F from VIN to GND.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. Standard good practices should be applied. Some basic guidelines follow:

- The top layer contains the main power traces for PVIN, VIN, VOUT, and PHASE. Also on the top layer are connections for the remaining pins of the TPS7H4002-SP and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor and the output filter capacitor.
- Thermal pad can be electrically floating or connected externally. If electrically connected externally then it must be connected to GND. Customer should evaluate their system performance when thermal pad is electrically isolated and thermally conductive.
- Preferred approach is that GND pin should be tied directly to the power pad under the IC and the PGND.
- The PVIN and VIN pins should be bypassed to ground with ceramic capacitors placed as close as possible to the pins.
- Since the PH connection is the switching node, the output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The RT, REFCAP and COMP pins are sensitive to noise so the respective components should be located as close as possible to the IC and routed with minimal lengths of trace.
- The feedback voltage signal VSENSE should be routed away from the switching node.

10.2 Layout Example




图 10-1. PCB Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H4002EVM-CVAL Evaluation Module User's Guide
- Texas Instruments, TPS7H4002-SP Single-event Effects Test Report
- Texas Instruments, TPS7H4002-SP Total Ionizing Dose (TID) Report
- Texas Instruments, TPS7H4002-SP Neutron Displacement Damage Characterization Report

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 30-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962R2021001V9A	ACTIVE	XCEPT	KGD	0	25	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		Samples
5962R2021001VSC	ACTIVE	CFP	HKH	20	25	RoHS & Green	NIAU	N / A for Pkg Type	-55 to 125	5962R2021001VS C TPS7H4002HKH	Samples
TPS7H4002HKH/EM	ACTIVE	CFP	HKH	20	25	RoHS & Green	NIAU	N / A for Pkg Type	25 to 25	TPS7H4002HKH /EM EVAL ONLY	Samples
TPS7H4002Y/EM	ACTIVE	XCEPT	KGD	0	5	RoHS & Green	Call TI	N / A for Pkg Type	25 to 25		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962R2021001VSC	HKH	CFP	20	25	506.98	26.16	6220	NA
TPS7H4002HKH/EM	НКН	CFP	20	25	506.98	26.16	6220	NA



CERAMIC DUAL FLATPACK




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This package is hermetically sealed with a metal lid.
 The terminals are gold plated.



CERAMIC DUAL FLATPACK



HEATSINK LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司