











TS3USB3031

ZHCSBM1C - SEPTEMBER 2013-REVISED MARCH 2017

TS3USB3031 双通道、1:3、USB 2.0 高速 (480Mbps) 和移动高清链路 (MHL) 或移动显示端口 (MyDP) 开关

1 特性

- V_{CC} 范围: 2.5V 至 4.3V
- 移动高清链路 (MHL) 或移动显示端口 (MyDP) 开 关:
 - 带宽 (-3dB): -6.5GHz
 - R_{ON}(典型值): 5.5Ω
 - C_{ON}(典型值): 1.3pF
- USB 开关(2组):
 - 带宽 (-3dB): 6.5GHz
 - R_{ON}(典型值): 4.5Ω
 - C_{ON}(典型值): 1pF
- 电流消耗: 28µA (典型值)
- 特殊特性:
 - I_{OFF} 保护防止在掉电状态 (V_{CC} = 0V) 下产生泄漏电流
 - 1.8V 兼容控制输入 (SEL)
 - 所有 I/O 引脚上的过压容限 (OVT) 高达 5.5V, 而且无需使用外部组件
- 静电放电 (ESD) 性能:
 - 2kV 人体放电模型 (A114B, Ⅱ 类)
 - 1kV 带电器件模型 (C101)
- 封装:
 - 12 引脚 VQFN 封装(1.8mm x 1.8mm,间距 为 0.5mm)

2 应用

- 智能电话、平板电脑、移动电话
- 便携式仪表
- 数码相机 USB 2.0 MHL

3 说明

TS3USB3031 器件为双通道、1:3 多路复用器,其中包括高速移动高清链路 (MHL)、移动显示端口 (MyDP) 开关和 USB 2.0 高速 (480Mbps) 开关。这些配置允许系统设计人员针对 MHL/MyDP 信号和两组 USB 数据使用通用 USB 或 Mico-USB 连接器,从而节省电路板空间且无需再使用多个连接器。MHL/MyDP 路径支持最新的 MHL 3.0 修订版本技术规格。


TS3USB3031 的 V_{CC} 范围为 2.5V 至 4.3V, 支持过压容限 (OVT) 功能,允许 I/O 引脚承受过压条件(最高可达 5.5V)。断电保护特性在未加电时强制所有 I/O 引脚处于高阻抗模式,从而实现此类情况下信号线路的完全隔离而又不产生过多的泄漏电流。TS3USB3031的选择引脚与 1.8V 控制电压兼容,允许它们直接与移动处理器的通用 I/O (GPIO) 相连,而无需额外的电压电平转换电路。

TS3USB3031 采用小型 12 引脚 VQFN 封装,尺寸仅为 1.8mm × 1.8mm,是移动应用的 理想选择。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TS3USB3031	VQFN (12)	1.80mm × 1.80mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



Copyright © 2016, Texas Instruments Incorporated



_	
	— .
	77.
	1


1	特性		8.3 Feature Description	10
2	应用 1		8.4 Device Functional Modes	10
3		9	Application and Implementation	11
4	修订历史记录		9.1 Application Information	11
5	Pin Configuration and Functions		9.2 Typical Application	
6	Specifications	10	Power Supply Recommendations	15
U	6.1 Absolute Maximum Ratings	11	Layout	15
	6.2 ESD Ratings		11.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		11.2 Layout Example	
	6.4 Thermal Information	12	器件和文档支持	17
	6.5 Electrical Characteristics		12.1 文档支持	
	6.6 Dynamic Characteristics		12.2 接收文档更新通知	17
	6.7 Typical Characteristics		12.3 社区资源	17
7	Parameter Measurement Information		12.4 商标	17
8	Detailed Description		12.5 静电放电警告	17
U	8.1 Overview		12.6 Glossary	17
	8.2 Functional Block Diagram	13	机械、封装和可订购信息	17

4 修订历史记录 注: 之前版本的页码可能与当前版本有所不同。

Cł	nanges from Revision B (December 2016) to Revision C	Page
•	将特性"1.8V 兼容控制输入(SEL、OE)"更改为"1.8V 兼容控制输入(SEL)"	1
•	将开关图中的第二个引脚的 D+ 更改为 D	1
•	Changed DIGITAL CONTROL INPUTS (SEL, OE) To: DIGITAL CONTROL INPUTS (SEL) in the <i>Electrical Characteristics</i> table	5
•	Changed second pin D+ To: D- in the Functional Block Diagram	10
•	Deleted sentence: "The internal pulldown resistor on OE enables the switch when power is applied to VCC" from the Design Requirements section	12
Cł	nanges from Revision A (September 2013) to Revision B	Page
•	已添加 应用 列表、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局部分、器件和文档支持 部分以及机械、封装和可订购信息 部分。	1
•	己删除 订购信息 表;请参阅数据表末尾的封装选项附录	1
•	Moved Peak switch DC output current parameter From: Absolute Maximum Ratings To: Recommended Operating Conditions	4
Cl	nanges from Original (June 2013) to Revision A	Page
•	Added TYPICAL CHARACTERISTICS section	6



5 Pin Configuration and Functions



Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	I TPE\"	DESCRIPTION
1	SEL0	I	Digital control Input
2	SEL1	I	Digital control Input
3	USB1+	I/O	Differential signal path 1
4	USB1-	I/O	Differential signal path 1
5	USB2+	I/O	Differential signal path 2
6	USB2-	I/O	Differential signal path 2
7	MHL+	I/O	Differential signal path 3
8	MHL-	I/O	Differential signal path 3
9	GND	G	Ground
10	D-	I/O	Common Differential signal path
11	D+	I/O	Common Differential signal path
12	VCC	Р	Power Supply

⁽¹⁾ G = Ground, I = Input, O = Output, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
V_{CC}	Supply voltage (3)	-0.3	5.5	V
V _{I/O}	Input/Output DC voltage (3)	-0.3	5.5	V
I _K	Input/Output port diode current (VI/O < 0)	-50		mA
VI	Digital input voltage (SEL0, SEL1)	-0.3	5.5	
I _{IK}	Digital logic input clamp current (VI < 0) ⁽³⁾	-50		mA
I _{I/O}	Continuous switch DC output current (USB and MHL)		60	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.5	4.3	V
V _{I/O (USB)} , V _{I/O (MHL)}	Analog voltage	0	3.6	V
V_{I}	Digital input voltage (SEL0, SEL1)	0	V_{CC}	V
T _{RAMP (VCC)}	Power supply ramp time requirement (VCC)	100	1000	μs/V
I _{I/O, PEAK}	Peak switch DC output current (1-ms duration pulse at <10% duty cycle)		150	mA
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

		TS3USB3031	
	THERMAL METRIC ⁽¹⁾	RMG (VQFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	160.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	95.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	91.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.



6.5 Electrical Characteristics

 $T_A = -40$ °C to 85 °C, typical values are at $V_{CC} = 3.3$ V and $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MHL SWITC	ЭН					
R _{ON}	ON-state resistance	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 1.5 \text{V}, I_{ON} = -8 \text{ mA (see Figure 9)}$		5.5	7	Ω
ΔR_{ON}	ON-state resistance match between + and – paths	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 1.5 \text{ V}, I_{ON} = -8 \text{ mA}$		0.1		Ω
R _{ON (FLAT)}	ON-state resistance flatness	V_{CC} = 2.5 V, $V_{I/O}$ = 1.5 V to 3.3 V, I_{ON} = -8 mA		1		Ω
l _{OZ}	OFF leakage current	V_{CC} = 4.3 V, Switch OFF, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ = 0 V (see Figure 10)	-2		2	μΑ
I _{OFF}	Power-off leakage current	V_{CC} = 0 V, Power off, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ = NC	-10		10	μA
I _{ON}	ON leakage current	V_{CC} = 4.3 V, Switch ON, $V_{MHL+/MHL-}$ = 1.5 V to 3.3 V, $V_{D+/D-}$ NC	-2		2	μΑ
USB SWITC	CH (USB1 and USB2)					
R _{ON}	ON-state resistance	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA (see Figure 9)}$		4.5	6	Ω
ΔR_{ON}	ON-state resistance match between + and – paths	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		0.1		Ω
R _{ON (FLAT)}	ON-state resistance flatness	$V_{CC} = 2.5 \text{ V}, V_{I/O} = 0 \text{ V to } 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		1		Ω
l _{OZ}	OFF leakage current	V_{CC} = 4.3 V, Switch OFF, $V_{USB+/USB-}$ = 0 V to 0.4 V, $V_{D+/D-}$ = 0 V (see Figure 10)	-2		2	μA
I _{OFF}	Power-off leakage current	V_{CC} = 0 V, Switch ON or OFF, $V_{USB+/USB-}$ = 0 V to 0.4 V, $V_{D+/D-}$ NC	-10		10	μA
I _{ON}	ON leakage current	V_{CC} = 4.3 V, Switch ON, $V_{USB+/USB-}$ = 0 V to 0.4 V, $V_{D+/D-}$ NC	-2		2	μΑ
DIGITAL CO	ONTROL INPUTS (SEL)					
V _{IH}	Input logic high	V _{CC} = 2.5 V to 4.3 V	1.3			V
V _{IL}	Input logic low	V _{CC} = 2.5 V to 4.3 V			0.6	V
I _{IN}	Input leakage current	$V_{CC} = 4.3 \text{ V}, V_{I/O} = 0 \text{ V to } 3.6 \text{ V}, V_{IN} = 0 \text{ V to } 4.3 \text{ V}$	-10		10	μΑ

6.6 Dynamic Characteristics

 $T_A = -40$ °C to 85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd}	Propagation delay	$R_L = 50 \ \Omega$, $CL = 5 \ pF$, $V_{CC} = 2.5 \ V$ to 4.3 V, $V_{I/O(USB)} = 0.4 \ V$, $V_{I/O(MHL)} = 3.3 \ V$		50		ps
t _{switch}	Switching time between USB/MHL channels in active modes	$\begin{array}{l} R_L = 50~\Omega,~CL = 5~pF,~V_{CC} = 2.5~V~to~4.3~V,\\ V_{I/O(USB)} = 0.4~V,~V_{I/O(MHL)} = 3.3~V \end{array}$			400	ns
t _{ON}	Switch turnon time (from disabled to active mode)	$R_L = 50 \ \Omega$, $CL = 5 \ pF$, $V_{CC} = 2.5 \ V$ to 4.3 V, $V_{I/O(USB)} = 0.4 \ V$, $V_{I/O(MHL)} = 3.3 \ V$			100	μs
t _{OFF}	Switch turnoff time (from active to disabled mode)	$R_L = 50 \ \Omega$, $CL = 5 \ pF$, $V_{CC} = 2.5 \ V$ to $4.3 \ V$, $V_{I/O(USB)} = 0.4 \ V$, $V_{I/O(MHL)} = 3.3 \ V$			100	μs
C _{ON(MHL)}	MHL path, ON capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ V or } 3.3 \text{ V}, f = 240 \text{ MHz}, \text{ Switch ON}$		1.3		pF
C _{ON(USB)}	USB1 and USB2 paths, ON capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch ON		1		pF
C _{OFF(MHL)}	MHL path, OFF capacitance	$V_{CC} = 3.3 \text{ V}$, $V_{I/O} = 0 \text{ V}$ or 3.3 V, f = 240 MHz, Switch OFF		1		pF
C _{OFF(USB)}	USB1 and USB2 paths, OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 V or 3.3 V, f = 240 MHz, Switch OFF		0.8		pF
Cı	Digital input capacitance	V _{CC} = 3.3 V, V _I = 0 V or 2 V		2.2		pF
O _{ISO (MHL)}	MHL path, OFF isolation	V_S = -10 dBm, V_{DC_BIAS} = 2.4 V, RT = 50 $\Omega,$ f = 240 MHz (see Figure 11), Switch OFF		-38		dB
O _{ISO (USB)}	USB path, OFF isolation	$\rm V_S = -10~dBm, V_{DC_BIAS} = 0.2~V~RT = 50~\Omega, f = 240~MHz$ (see Figure 11), Switch OFF		-38		dB
X _{TALK (MHL)}	MHL channel crosstalk	$\rm V_S = -10~dBm, V_{DC_BIAS} = 2.4~V, RT = 50~\Omega, f = 240~MHz$ (see Figure 12), Switch ON		-41		dB




Dynamic Characteristics (continued)

 $T_A = -40$ °C to 85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X _{TALK (USB)}	USB channel crosstalk	$\rm V_S = -10~dBm,~V_{DC_BIAS} = 0.2~V,~RT = 50~\Omega,~f = 240~MHz$ (see Figure 12), Switch ON		-38		dB
BW _(MHL)	MHL path, -3-dB bandwidth	V_{CC} = 2.5 V to 4.3 V, R_L = 50 Ω (see Figure 13), Switch ON		6.5		GHz
BW _(USB)	USB path, -3-dB bandwidth	V_{CC} = 2.5 V to 4.3 V, R_L = 50 Ω (See Figure 13), Switch ON		6.5		GHz
SUPPLY						
V_{CC}	Power supply voltage		2.5		4.3	>
I _{CC}	Positive supply current	V_{CC} = 4.3 V, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 0 V, Switch ON or OFF		28	40	μΑ

6.7 Typical Characteristics





Typical Characteristics (continued)



7 Parameter Measurement Information





Figure 9. ON-State Resistance (R_{ON})




Parameter Measurement Information (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 10. OFF Leakage Current (I_{OZ})




Copyright © 2016, Texas Instruments Incorporated

Figure 11. Differential Off-Isolation (O_{ISO})




Parameter Measurement Information (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 12. Crosstalk (Xtalk)



Copyright © 2016, Texas Instruments Incorporated

Figure 13. Differential Bandwidth (BW)




8 Detailed Description

8.1 Overview

The TS3USB3031 device is a 2-channel, 1:3 multiplexer that includes a high-speed Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) switch and USB 2.0 High-Speed (480 Mbps) switches in the same package. This device is used in many high-speed differential 1:3 mux applications.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 I_{OFF} Protection

 I_{OFF} protection precents current leakage through the device when $V_{cc} = 0$ V This allows signals to be present on the D± and USB/MHL± pins before the device is powered up without damaging the device or system.

8.3.2 1.8-V Compatible Logic

The TS3USB3031 device supports 1.8-V logic irrespective to the supply voltage applied to the IC.

8.3.3 Overvoltage Tolerant (OVT)

The D± and USB/MHL± pins of the device can support signals up to 5.5 V without damaging the device. This protects the TS3USB3031 in case the VBUS pin of the USB connector is shorted to the signal path without additional components added.

8.4 Device Functional Modes

Table 1 lists the functional modes of the TS3USB3031.

Table 1. Function Table

SEL1	SEL0	SWITCH STATUS				
Low	Low	D+/D- connected to USB1+/USB1-				
Low	High	D+/D- connected to USB2+/USB2-				
High	Low	D+/D- connected to MHL+/MHL-				
High	High	USB and MHL switches in High-Z				



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3USB3031 is a passive, bidirectional, 2-channel 1:3 switch which makes it versatile to be used in many high speed 1:3 switching applications. This device was designed originally for USB 2.0 and Mobile High-Definition Link applications but can be used for general signal switching applications such as I²C, UART, LVDS, and so forth.

9.2 Typical Application

Figure 14 represents a typical application of the TS3USB3031 MHL switch. The TS3USB3031 is used to switch signals between the 2 sets of USB paths, which go to either the baseband or application processor, and the MHL path, which goes to the HDMI to MHL bridge. The TS3USB3031 has internal 6-M Ω pulldown resistors on SEL0 and SEL1. The pulldown on SEL0 and SEL1 ensure the USB1 channel is selected by default. The TS5A3157 is a separate SPDT switch that is used to switch between MHL's CBUS and the USB ID line that is required for USB OTG (USB On-The-Go) application.




Figure 14. Typical TS3USB3031 Application



Typical Application (continued)

9.2.1 Design Requirements

Design requirements of the MHL and USB 1.0,1.1, and 2.0 standards must be followed.

The TS3USB3031 has internal 6-M Ω pulldown resistors on SEL0 and SEL1 so no external resistors are required on the logic pins. The pulldown on SEL0 and SEL1 ensure the USB1 channel is selected by default.


The TS5A3157 is a separate SPDT switch that is used to switch between the CBUS of the MHL and the USB ID line that is required for USB OTG (USB On-The-Go) application.

9.2.2 Detailed Design Procedure

The TS3USB3031 can be properly operated without any external components. However, TI recommends that unused signal I/O pins must be connected to ground through a 50- Ω resistor to prevent signal reflections back into the device.

9.2.3 Application Curves

9.2.3.1 MHL Eye Pattern



With No Device




Figure 16. Time Interval Error Histogram: 2.25 Gbps With No Device




Figure 17. Eye Pattern Error Histogram: 2.25 Gbps With TS3USB3031 (Added Jitter = 5.04 ps)




Figure 18. Time Interval Error Histogram: 2.25 Gbps With TS3USB3031 (Added Jitter = 5.04 ps)



Typical Application (continued)




Figure 19. Eye Pattern Error Histogram: 3.0 Gbps With No Device




Figure 20. Time Interval Error Histogram: 3.0 Gbps
With No Device




Figure 21. Eye Pattern Error Histogram: 3.0 Gbps With TS3USB3031 (Added Jitter = 2.57 ps)




Figure 22. Time Interval Error Histogram: 3.0 Gbps With TS3USB3031 (Added Jitter = 2.57 ps)




Figure 23. Eye Pattern Error Histogram: 4.5 Gbps
With No Device






Figure 24. Time Interval Error Histogram: 4.5 Gbps
With No Device

TEXAS INSTRUMENTS

Typical Application (continued)



9.2.3.2 USB EYE Pattern





10 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

This device does not require any power sequencing with respect to other devices in the system due to its power off isolation feature which allows signals to be present on the signal path pins before the device is powered up without damaging the device.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the D+ and D- traces.

The high-speed D+ and D- traces must always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces must match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed USB signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed-circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces must run on a single layer, preferably top layer. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).



11.2 Layout Example




Figure 29. Layout Recommendation



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下:

- 《高速布局指南》(SCAA082)
- 《USB 2.0 电路板设计和布局指南》(SPRAAR7)

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参见左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS3USB3031RMGR	ACTIVE	WQFN	RMG	12	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DY	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB3031RMGR	WQFN	RMG	12	3000	180.0	8.4	2.05	2.05	1.0	4.0	8.0	Q2

www.ti.com 8-Jun-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3USB3031RMGR	WQFN	RMG	12	3000	182.0	182.0	20.0	



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司