

BQ7716xy 具有外部延迟电容器且适用于 2 节至 4 节串联锂离子电池的过压保护器

1 特性

- 2、3 和 4 节串联电池过压保护
- 外部电容器编程的延迟计时器
- 固定的 OVP 阈值
- 高精度过压保护： $\pm 10\text{mV}$
- 低功耗 $I_{CC} \approx 1\mu\text{A}$
($V_{\text{CELL(ALL)}} < V_{\text{PROTECT}}$)
- 每个电池输入的低泄漏电流 $< 100\text{nA}$
- 小型封装引脚尺寸
 - 8 引脚 WSON (3.00 mm × 4.00 mm)

2 应用

- 电动工具
- UPS 备用电池
- 轻型电动车辆
 - 电动自行车 (eBike)
 - 电动踏板车 (eScooter)
 - 踏板辅助自行车

3 说明


BQ7716xy 器件系列提供了适用于锂离子电池包系统的过压监控器和保护器。独立监控每节电池是否具有过压状态。为了实现更快速的产品线测试，BQ7716xy 器件提供了延迟时间大幅减少的客户测试模式。

在 BQ7716xy 器件中，当检测到任意电池上存在过压状态时，即会启动外部延迟计时器。在延迟定时器超时，输出被触发进入其激活状态（根据配置的不同为高电平或低电平）。外部延迟定时器的特性还包括检测 CD 引脚上开路或者短路延迟电容器（这也将过压条件下触发输出驱动器）的功能。

表 3-1. 器件信息表⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
BQ771600	WSON (8)	4.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅可订购产品附录（在数据表末尾）和 [器件比较表](#)。



简化原理图



Table of Contents

1 特性	1	8.4 Device Functional Modes.....	10
2 应用	1	9 Application and Implementation	12
3 说明	1	9.1 Application Information.....	12
4 Revision History	2	9.2 Typical Application.....	13
5 Device Comparison Table	3	10 Power Supply Recommendations	14
6 Pin Configuration and Functions	3	11 Layout	14
7 Specifications	4	11.1 Layout Guidelines.....	14
7.1 Absolute Maximum Ratings.....	4	11.2 Layout Example.....	14
7.2 ESD Ratings.....	4	12 Device and Documentation Support	15
7.3 Recommended Operating Conditions.....	4	12.1 Receiving Notification of Documentation Updates..	15
7.4 Thermal Information.....	4	12.2 支持资源.....	15
7.5 Electrical Characteristics.....	5	12.3 Trademarks.....	15
7.6 Typical Characteristics.....	7	12.4 静电放电警告.....	15
8 Detailed Description	8	12.5 Export Control Notice.....	15
8.1 Overview.....	8	12.6 术语表.....	15
8.2 Functional Block Diagram.....	8	13 Mechanical, Packaging, and Orderable Information	16
8.3 Feature Description.....	8		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (July 2015) to Revision E (April 2021)	Page
• Removed Product Preview devices.....	3
• Removed Product Preview devices.....	5
Changes from Revision C (August 2014) to Revision D (July 2015)	Page
• 将 QFN 更改为 WSON.....	1
• 新增了 ESD 等级表、特性说明部分、器件功能模式、应用和实现部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• Changed the BQ771605 to Production Data.....	3
• Added table note 2, which was hidden inadvertently.....	4
• Moved <i>Pin Details</i> to <i>Feature Description</i> section	8
• Moved from <i>Application Information</i> section to <i>Design Requirements</i> section	13

5 Device Comparison Table

PART NUMBER	OVP (V)	OV HYSTERESIS (V)	OUTPUT DRIVE	TAPE AND REEL (LARGE)	TAPE AND REEL (SMALL)
BQ771600	4.3	0.3	CMOS Active High	BQ771600DPJR	BQ771600DPJT
BQ771601	4.225	0.05	CMOS Active High	BQ771601DPJR	BQ771601DPJT
BQ771602	4.225	0.05	NCH Active Low, Open Drain	BQ771602DPJR	BQ771602DPJT
BQ771604	4.2	0.05	CMOS Active High	BQ771604DPJR	BQ771604DPJT
BQ771605	3.85	0.25	NCH Active Low	BQ771605DPJR	BQ771605DPJT
BQ771611	4.35	0.3	CMOS Active High	BQ771611DPJR	BQ771611DPJT
BQ771612	3.9	0.3	CMOS Active High	BQ771612DPJR	BQ771612DPJT
BQ7716xy future options ⁽¹⁾	3.85 – 4.65	0 – 0.3	CMOS Active High or NCH Active Low, Open Drain	BQ7716xyTBD	BQ7716xyTBD

(1) Contact TI.

6 Pin Configuration and Functions




图 6-1. DPJ Package 8-Pin WSON Top View

表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.	I/O ⁽¹⁾	
CD	7	I/O	External capacitor connection for delay timer
OUT	8	OA	Output drive for overvoltage fault signal
VDD	1	P	Power supply
VSS	6	P	Electrically connected to IC ground and negative terminal of the lowest cell in the stack
V1	5	I	Sense input for positive voltage of the lowest cell in the stack
V2	4	I	Sense input for positive voltage of the second cell from the bottom of the stack
V3	3	I	Sense input for positive voltage of the third cell from the bottom of the stack
V4	2	I	Sense input for positive voltage of the fourth cell from the bottom of the stack

(1) IA = Input Analog, OA = Output Analog, P = Power Connection

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range ⁽²⁾	VDD - VSS	- 0.3	30	V
Input voltage range ⁽²⁾	V4 - V3, V3 - V2, V2 - V1, V1 - VSS, or CD - VSS	- 0.3	30	V
Output voltage range ⁽²⁾	OUT - VSS	- 0.3	30	V
Continuous total power dissipation, P _{TOT}		See package dissipation rating.		
Functional temperature		- 40	110	°C
Lead temperature (soldering, 10 s), T _{SOLDER}		300		°C
Storage temperature, T _{stg}		- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Absolute maximum ratings for input voltage range, output voltage range, and supply voltage are assured by design and not tested in production.

7.2 ESD Ratings

		VALUE	UNIT
V _{ESD} Rating	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD} ⁽¹⁾	Supply voltage	3		20	V
V4 - V3, V3 - V2, V2 - V1, V1 - VSS, or CD - VSS	Input voltage range	0		5	V
T _A	Operating ambient temperature range	- 40		110	°C

- (1) See § 9.2.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		BQ7716xy	UNIT
		DPJ (WSON)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	56.6	°C/W
R _{θJC(top)}	Junction-to-case(top) thermal resistance	56.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	30.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.0	°C/W
ψ _{JB}	Junction-to-board characterization parameter	37.8	°C/W
R _{θJC(bot)}	Junction-to-case(bottom) thermal resistance	11.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{DD} = 14.4\text{V}$, MIN/MAX values stated where $T_A = -40^\circ\text{C}$ to $+110^\circ\text{C}$ and $V_{DD} = 3\text{V}$ to 20V (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE PROTECTION THRESHOLD VCx					
V_{OV} $V_{(PROTECT)}$ Overvoltage Detection	BQ771600		4.300		V
	BQ771601		4.225		V
	BQ771602		4.225		V
	BQ771604		4.200		V
	BQ771605		3.850		V
	BQ771611		4.350		V
	BQ771612		3.900		V
V_{HYS} OV Detection Hysteresis	BQ771600	250	300	400	mV
	BQ771601	25	50	75	mV
	BQ771602	25	50	75	mV
	BQ771604	25	50	75	mV
	BQ771605	200	250	300	mV
	BQ771611	250	300	400	mV
	BQ771612	250	300	400	mV
V_{OA} OV Detection Accuracy	$T_A = 25^\circ\text{C}$	- 10		10	mV
$V_{OADRIFT}$ OV Detection Accuracy Across Temperature	$T_A = -40^\circ\text{C}$	- 40		44	mV
	$T_A = 0^\circ\text{C}$	- 20		20	mV
	$T_A = 60^\circ\text{C}$	- 24		24	mV
	$T_A = 110^\circ\text{C}$	- 54		54	mV
SUPPLY AND LEAKAGE CURRENT					
I_{CC} Supply Current	$(V_4 - V_3) = (V_3 - V_2) = (V_2 - V_1) = (V_1 - V_{SS}) = 4.0\text{V}$ (See Figure 8-3 .)		1	2	μA
I_{IN} Input Current at Vx Pins	$(V_4 - V_3) = (V_3 - V_2) = (V_2 - V_1) = (V_1 - V_{SS}) = 4.0\text{V}$ (See Figure 8-3 .)	- 0.1		0.1	μA

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{DD} = 14.4\text{V}$, MIN/MAX values stated where $T_A = -40^\circ\text{C}$ to $+110^\circ\text{C}$ and $V_{DD} = 3\text{V}$ to 20V (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT DRIVE OUT, CMOS ACTIVE HIGH VERSIONS ONLY					
V_{OUT1} Output Drive Voltage, Active High	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ or } (V1 - VSS) > V_{OV}, V_{DD} = 14.4\text{V}, I_{OH} = 100\text{ }\mu\text{A}$	6			V
	If three of four cells are short circuited, only one cell remains powered and $> V_{OV}, V_{DD} = V_x$ (cell voltage), $I_{OH} = 100\text{ }\mu\text{A}$		$V_{DD} - 0.3$		V
	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ and } (V1 - VSS) < V_{OV}, V_{DD} = 14.4\text{V}, I_{OL} = 100\text{ }\mu\text{A}$ measured into OUT pin		250	400	mV
I_{OUTH1} OUT Source Current (During OV)	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ or } (V1 - VSS) > V_{OV}, V_{DD} = 14.4\text{V}, \text{ OUT} = 0\text{V}$. Measured out of OUT pin			4.5	mA
I_{OUTL1} OUT Sink Current (No OV)	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ and } (V1 - VSS) < V_{OV}, V_{DD} = 14.4\text{V}, \text{ OUT} = V_{DD}$. Measured into OUT pin	0.5		14	mA
OUTPUT DRIVE OUT, NCH OPEN DRAIN ACTIVE LOW VERSIONS ONLY					
V_{OUT2} Output Drive Voltage, Active Low	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ or } (V1 - VSS) > V_{OV}, V_{DD} = 14.4\text{V}, I_{OL} = 100\text{ }\mu\text{A}$ measured into OUT pin		250	400	mV
I_{OUTH2} OUT Sink Current (During OV)	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ or } (V1 - VSS) > V_{OV}, V_{DD} = 14.4\text{V}, \text{ OUT} = V_{DD}$. Measured into OUT pin	0.5		14	mA
I_{OUTLK} OUT Pin Leakage	$(V4 - V3), (V3 - V2), (V2 - V1), \text{ and } (V1 - VSS) < V_{OV}, V_{DD} = 14.4\text{V}, \text{ OUT} = V_{DD}$. Measured out of OUT pin			100	nA
DELAY TIMER					
t_{CD} OV Delay Time	$C_{CD} = 0.1\text{ }\mu\text{F}$	1	1.5	2	s
V_{CD} CD Fault Detection External Comparator Threshold, Initial Charge Value	The CD pin will first be quickly charged to this value before being discharged back to VSS.		1.5		V
$t_{CHGDELAY}$ CD Charging Delay	OVP to OUT delay with CD shorted to ground	20		170	ms
I_{CHG} OV Detection Charging Current	CD pin fast charging current from VSS to V_{CD} to begin delay countdown		300		μA
I_{DSG} OV Detection Discharging Current	CD pin discharging current from V_{DELAY} to VSS		100		nA

7.6 Typical Characteristics




图 7-1. Overvoltage Threshold (OVT) vs. Temperature




图 7-2. Hysteresis V_{HYS} vs. Temperature




图 7-3. I_{DD} Current Consumption vs. Temperature at $V_{DD} = 16\text{ V}$




图 7-4. I_{CELL} vs. Temperature at $V_{CELL} = 9.2\text{ V}$




图 7-5. Output Current I_{OUT} vs. Temperature




图 7-6. V_{OUT} vs. V_{DD}


8 Detailed Description

8.1 Overview

In the BQ7716xy family of devices for overvoltage protection, each cell is monitored independently and an external delay timer is initiated if an overvoltage condition is detected when any cell voltage is higher than the protection voltage threshold, V_{OV} . After the delay time expires, the OUT pin is inserted.

For quicker production-line testing, the device provides a Customer Test Mode with greatly reduced delay time.

8.2 Functional Block Diagram



8.3 Feature Description

In the BQ7716xy device, each cell is monitored independently. Overvoltage is detected by comparing the actual cell voltage to a protection voltage reference, V_{OV} . If any cell voltage exceeds the programmed OV value, a timer circuit is activated. This timer circuit charges the CD pin to a nominal value, then slowly discharges it with a fixed current back down to VSS . When the CD pin falls below a nominal threshold near VSS , the OUT terminal goes from inactive to active state. Additionally, a timeout detection circuit checks to ensure that the CD pin successfully begins charging to above VSS and subsequently drops back down to VSS , and if a timeout error is detected in either direction, it will similarly trigger the OUT pin to become active. See [Figure 8-1](#) for reference.

For an NCH Open Drain Active Low configuration, the OUT pin pulls down to VSS when active (OV present), and is high impedance when inactive (no OV).




图 8-1. Timing for Overvoltage Sensing

图 8-2 shows an overview of the behavior of the CD pin during an OV sequence.




图 8-2. CD Pin Mechanism

8.3.1 Sense Positive Input for Vx

This is an input to sense each single battery cell voltage. A series resistor and a capacitor across the cell for each input is required for noise filtering and stable voltage monitoring.

8.3.2 Output Drive, OUT

This terminal serves as the fault signal output, and may be ordered in either active HIGH or LOW options.

8.3.3 Supply Input, VDD

This terminal is the unregulated input power source for the IC. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

8.3.4 External Delay Capacitor, CD

This terminal is connected to an external capacitor that is used for setting the delay timer during an overvoltage fault event.

The CD pin includes a timeout detection circuit to ensure that the output drives active even with a shorted or open capacitor during an overvoltage event.

The capacitor connected on the CD pin rapidly charges to a voltage if any one of the cell inputs exceeds the OV threshold. Then the delay circuit gradually discharges the capacitor on the CD pin. Once this capacitor discharges below a set voltage, the OUT transitions from an inactive to active state.

To calculate the delay, use the following equation:

$$t_{CD} (s) = K \times C_{CD} (\mu F), \text{ where } K = 10 \text{ to } 20 \text{ range.} \quad (1)$$

Example: If $C_{CD} = 0.1 \mu F$ (typical), then the delay timer range is

$$t_{CD} (s) = 10 \times 0.1 = 1 \text{ s (Minimum)}$$

$$t_{CD} (s) = 20 \times 0.1 = 2 \text{ s (Maximum)}$$

备注

The tolerance on the capacitor used for C_{CD} increases the range of the t_{CD} timer.

8.4 Device Functional Modes

8.4.1 NORMAL Mode

When all of the cell voltages are below the overvoltage threshold, VOV, the device operates in NORMAL mode. The device monitors the differential cell voltages connected across (V1 - VSS), (V2 - V1), (V3 - V2), and (V4 - V3). The OUT pin is inactive and if configured:

- Active high is low
- Active low is being externally pulled up and is an open drain

8.4.2 OVERVOLTAGE Mode

OVERVOLTAGE mode is detected if any of the cell voltages exceeds the overvoltage threshold, VOV for configured OV delay time. The OUT pin is activated after a delay time set by the capacitance in the CD pin. The OUT pin will either pull high internally, if configured as active high, or will be pulled low internally, if configured as active low. When all of the cell voltages fall below the (VOV - VHYS), the device returns to NORMAL mode

8.4.3 Customer Test Mode

It is possible to reduce test time for checking the overvoltage function by simply shorting the external CD capacitor to VSS. In this case, the OV delay would be reduced to the $t_{(CHGDELAY)}$ value, which has a maximum of 170 ms.

CAUTION

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into Customer Test Mode. Also avoid exceeding Absolute Maximum Voltages for the individual cell voltages ($V_4 - V_3$), ($V_3 - V_2$), ($V_2 - V_1$), and ($V_1 - V_{SS}$). Stressing the pins beyond the rated limits may cause permanent damage to the device.

图 8-3 shows the timing for the Customer Test Mode.




图 8-3. Timing for Customer Test Mode

图 8-4 shows the measurement for current consumption for the product for both V_{DD} and V_x .




图 8-4. Configuration for IC Current Consumption Test

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

图 9-1 shows each external component.




图 9-1. Application Configuration

备注



In the case of an Open Drain Active Low configuration, an external pull-up resistor is required on the OUT terminal.

Changes to the ranges stated in 表 9-1 will impact the accuracy of the cell measurements.

备注

The device is calibrated using an R_{IN} value = $1\text{ k}\Omega$. Using a value other than this recommended value changes the accuracy of the cell voltage measurements and V_{OV} trigger level.

9.2 Typical Application



备注

In these application examples of 2 s and 3 s, an external pull-up resistor is required on the OUT terminal to configure for an Open Drain Active Low operation.

9.2.1 Design Requirements

Changes to the ranges stated in 表 9-1 will impact the accuracy of the cell measurements.

表 9-1. Design Parameters

PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter resistance	R_{IN}	900	1000	1100	Ω
Voltage monitor filter capacitance	C_{IN}	0.01		0.1	μF
Supply voltage filter resistance	R_{VD}	100		1K	Ω
Supply voltage filter capacitance	C_{VD}		0.1		μF
CD external delay capacitance	C_{CD}		0.1	1	μF
OUT Open drain version pull-up resistance to PACK+	R_{OUT}		100k		Ω

9.2.2 Detailed Design Procedure

- Determine the number of cells in series. The device supports a 2-S to 4-S cell configuration. For 2S and 3S, the top unused pin(s) should be shorted as shown in 图 9-2 and 图 9-3.
- Determine the overvoltage protection delay. Follow the calculation example described in 节 8.3.4. Select the correct capacitor to connect to the CD pin.
- Follow the application schematic to connect the device. If the OUT pin is configured to open drain, an external pull-up resistor should be used. Refer to the Out Sink Current specification, I_{OUTH2} to ensure a proper pull-up resistor value is used, so that the OUT pin sink current is able to pull down the pin during OV condition.

9.2.3 Application Curves




图 9-4. Hysteresis V_{HYS} vs. Temperature




图 9-5. I_{DD} Current Consumption vs. Temperature at $V_{DD} = 16$ V

10 Power Supply Recommendations

The maximum power of this device is 20 W on V_{DD} .

11 Layout

11.1 Layout Guidelines

1. Ensure the RC filters for the V_x pins and V_{DD} pin are placed as close as possible to the target terminal, reducing the tracing loop area.
2. The capacitor for CD pin should be placed close to the IC terminals.

11.2 Layout Example




图 11-1. Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

TI 提供技术和可靠性数据 (包括数据表)、设计资源 (包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2021, 德州仪器 (TI) 公司

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
BQ771600DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-	771600
BQ771600DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771600
BQ771600DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-	771600
BQ771600DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771600
BQ771601DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-	771601
BQ771601DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771601
BQ771601DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-	771601
BQ771601DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771601
BQ771602DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	771602
BQ771602DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771602
BQ771602DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	771602
BQ771602DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771602
BQ771604DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771604
BQ771604DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771604
BQ771604DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771604
BQ771604DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771604
BQ771605DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771605
BQ771605DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771605
BQ771605DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771605
BQ771605DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771605
BQ771611DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771611
BQ771611DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771611
BQ771611DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771611
BQ771611DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771611
BQ771612DPJR	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771612
BQ771612DPJR.A	Active	Production	WSO (DPJ) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771612
BQ771612DPJT	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771612
BQ771612DPJT.A	Active	Production	WSO (DPJ) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	771612

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ771600DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771600DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771600DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771601DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771601DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771602DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771602DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771604DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771604DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771605DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771605DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771611DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771611DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771612DPJR	WSO	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771612DPJT	WSO	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ771600DPJR	WSO	DPJ	8	3000	367.0	367.0	35.0
BQ771600DPJR	WSO	DPJ	8	3000	335.0	335.0	25.0
BQ771600DPJT	WSO	DPJ	8	250	182.0	182.0	20.0
BQ771601DPJR	WSO	DPJ	8	3000	346.0	346.0	33.0
BQ771601DPJT	WSO	DPJ	8	250	210.0	185.0	35.0
BQ771602DPJR	WSO	DPJ	8	3000	335.0	335.0	25.0
BQ771602DPJT	WSO	DPJ	8	250	182.0	182.0	20.0
BQ771604DPJR	WSO	DPJ	8	3000	346.0	346.0	33.0
BQ771604DPJT	WSO	DPJ	8	250	182.0	182.0	20.0
BQ771605DPJR	WSO	DPJ	8	3000	335.0	335.0	25.0
BQ771605DPJT	WSO	DPJ	8	250	182.0	182.0	20.0
BQ771611DPJR	WSO	DPJ	8	3000	335.0	335.0	25.0
BQ771611DPJT	WSO	DPJ	8	250	182.0	182.0	20.0
BQ771612DPJR	WSO	DPJ	8	3000	335.0	335.0	25.0
BQ771612DPJT	WSO	DPJ	8	250	182.0	182.0	20.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DPJ0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4218853/A 04/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DPJ0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 MM THICK STENCIL
 SCALE: 20X

EXPOSED PAD 9
 79% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4218853/A 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月