

# CC1350 SimpleLink™ 超低功耗 双频带无线 MCU

## 1 器件概述

### 1.1 特性

- 世界上第一款双频带（低于 1GHz 和 2.4GHz）无线微控制器
- 微控制器
  - 性能强大的 Arm® Cortex®-M3 处理器
  - EEMBC CoreMark®评分：142
  - EEMBC ULPBench™评分：158
  - 时钟速率最高可达 48MHz
  - 128KB 系统内可编程闪存
  - 8KB 缓存静态随机存取存储器 (SRAM)（或用作通用 RAM）
  - 20KB 超低泄漏 SRAM
  - 2 引脚 cJTAG 和 JTAG 调试
  - 支持无线 (OTA) 升级
- 超低功耗传感器控制器
  - 可独立于系统其余部分自主运行
  - 16 位架构
  - 2KB 超低泄漏代码和数据 SRAM
- 有效的代码尺寸架构，在 ROM 中放置 TI-RTOS、驱动程序、Bluetooth® 低功耗控制器以及引导加载程序的部件
- 与 RoHS 兼容的封装
  - 7mm x 7mm RGZ VQFN48 封装（30 个通用输入/输出 (GPIO)）
  - 5mm x 5mm RHB VQFN32 封装（15 个 GPIO）
  - 4mm x 4mm RSM VQFN32 封装（10 个 GPIO）
- 外设
  - 所有数字外设引脚均可连接任意 GPIO
  - 四个通用定时器模块（8 x 16 位或 4 x 32 位，均采用脉宽调制 (PWM)）
  - 12 位模数转换器 (ADC)、200MSPS、8 通道模拟多路复用器
  - 持续时间比较器
  - 超低功耗时钟比较器
  - 可编程电流源
  - UART
  - 2 个同步串行接口 (SSI)（SPI、MICROWIRE 和 TI）
  - I<sup>2</sup>C、I<sup>2</sup>S
  - 实时时钟 (RTC)
  - AES-128 安全模块
  - 真随机数发生器 (TRNG)
  - 支持八个电容感测按钮
  - 集成温度传感器
- 外部系统
  - 片上内部直流/直流转换器
  - 无缝集成 SimpleLink™CC1190 和 CC2592 范围扩展器
- 低功耗
  - 宽电源电压范围：1.8 至 3.8V
  - RX：5.4mA（低于 1GHz），6.4mA（低功耗蓝牙，2.4GHz）
  - TX（+10dBm 时）：13.4mA（低于 1GHz）
  - TX（+9dBm 时）：22.3mA（低功耗蓝牙，2.4GHz）
  - TX（+0dBm 时）：10.5mA（低功耗蓝牙，2.4GHz）
  - Coremark 运行时的 48MHz 有源模式微控制器 (MCU)：2.5mA (51µA/MHz)
  - 有源模式 MCU：48.5 CoreMark/mA
  - 有源模式传感器控制器（24 MHz）：0.4mA + 8.2µA/MHz
  - 传感器控制器，每秒唤醒一次来执行一次 12 位 ADC 采样：0.95µA
  - 待机电流：0.7µA（实时时钟 (RTC) 运行，RAM 和 CPU 保持）
  - 关断电流：185nA（发生外部事件时唤醒）
- 射频 (RF) 部分
  - 2.4GHz RF 收发器，符合低功耗蓝牙 4.2 规范
  - 出色的接收器灵敏度：远距离模式下为 -124dBm；50kbps 时为 -110dBm（低于 1GHz），低功耗蓝牙模式下为 -87dBm
  - 出色的可选择性 (±100kHz)：56dB
  - 出色的阻断性能 (±10MHz)：90dB
  - 可编程输出功率：低于 1GHz 时最高可达 +15dBm；2.4GHz（低功耗蓝牙）时最高可达 +9dBm
  - 单端或差分 RF 接口
  - 适用于符合全球射频规范的系统
    - ETSI EN 300 220 和 EN 303 204（欧洲）
    - EN 300 440 2 类（欧洲）
    - EN 300 328（欧洲）
    - FCC CFR47 第 15 部分（美国）
    - ARIB STD-T66（日本）



- ARIB STD-T108 (日本)
- 无线 M-Bus (EN 13757-4) 和 IEEE®802.15.4g PHY
- 工具和开发环境
  - 功能全面的低成本开发套件
  - 针对不同 RF 配置的多种参考设计
  - 数据包监听器 PC 软件
- Sensor Controller Studio
- SmartRF™Studio
- SmartRF Flash Programmer 2
- IAR Embedded Workbench® (适用于 Arm)
- Code Composer Studio™(CCS) IDE
- CCS UniFlash

## 1.2 应用

- 315、433、470、500、779、868、915、920MHz 和 2.4GHz 工业、科学和医疗 (ISM) 及短程设备 (SRD) 系统
- 信道间隔为 50kHz 至 5MHz 的低功耗无线系统
- 家庭和楼宇自动化
- 无线警报和安全系统
- 工业用监控和控制
- 低功耗蓝牙信标管理
- 低功耗蓝牙调试
- 智能电网和自动抄表
- 无线医疗保健 应用
- 无线传感器网络
- 有源射频识别 (RFID)
- IEEE 802.15.4g、支持 IP 的智能对象 (6LoWPAN)、无线仪表总线、KNX 系统、Wi-SUN™及专有系统
- 能量收集 应用
- 电子货架标签 (ESL)
- 远距离传感器 应用
- 热量分配表

## 1.3 说明

CC1350 器件是一款经济高效型超低功耗双频带射频器件，由德州仪器 (TI)™倾力打造，属于 SimpleLink™ 微控制器 (MCU) 平台的组成部分。该平台包含 Wi-Fi®、低功耗 Bluetooth®、低于 1GHz、以太网、Zigbee®、Thread 和主机 MCU。所有这些器件均共用一个简单易用的通用开发环境，其中包含单个核心软件开发套件 (SDK) 和丰富的工具集。借助一次性集成的 SimpleLink 平台，用户可以将产品组合中的任何器件组合添加到自己的设计中，从而在设计要求变更时实现 100% 代码重用。有关更多信息，请访问 [www.ti.com.cn/simplelink](http://www.ti.com.cn/simplelink)。

凭借极低的有源射频和 MCU 电流消耗以及灵活的低功耗模式，器件可确保卓越的电池寿命，并能够在小型纽扣电池供电的情况下以及在能量采集应用中实现远距离工作。

CC1350 器件是 CC13xx 和 CC26xx 系列经济高效型超低功耗无线 MCU 中的一员，能够同时支持低于 1GHz 和 2.4GHz 射频。CC1350 器件在一个支持多个物理层和射频标准的平台上将灵活的超低功耗射频收发器与强大的 48MHz Arm® Cortex®-M3 微控制器结合在一起。专用无线电控制器 (Cortex®-M0) 可处理存储在 ROM 或 RAM 中的低级射频协议命令，因而可确保超低功耗和灵活性以同时支持低于 1GHz 协议和 2.4GHz 协议（例如低功耗蓝牙）。因此，可以将低于 1GHz 通信解决方案（提供绝佳的射频范围）与低功耗蓝牙智能手机通信连接（通过手机应用程序提供出色的用户体验）完美结合。该系列中唯一一款低于 1GHz 的器件是 CC1310。

CC1350 器件是高度集成的真正的单芯片解决方案，整合了完整的射频系统和片上直流/直流转换器。

传感器可由专用的超低功耗自主 MCU 以超低功耗方式进行处理（该 MCU 可配置为处理模拟和数字传感器），因此主 MCU (Arm® Cortex®-M3) 能够最大限度延长睡眠时间。

CC1350 器件的电源和时钟管理系统以及无线电系统需要采用特定配置并由软件处理才能正确运行，这已在 TI-RTOS 中实现。TI 建议将此软件框架用于该器件的全部应用开发过程。完整的 TI-RTOS 和设备驱动程序均有免费的源代码可供使用。


**器件信息 (1)**

器件型号	封装	封装尺寸 (标称值)
CC1350F128RGZ	VQFN (48)	7.00mm × 7.00mm
CC1350F128RHB	VQFN (32)	5.00mm × 5.00mm
CC1350F128RSM	VQFN (32)	4.00mm × 4.00mm

(1) 详细信息请见 [节 9](#)。

1.4 功能框图

图 1-1 所示为 CC1350 器件框图。



Copyright © 2016, Texas Instruments Incorporated

图 1-1. CC1350 框图

## 内容

<b>1</b>	<b>器件概述</b> .....	<b>1</b>	5.19	DC Characteristics .....	<b>31</b>
1.1	特性 .....	<b>1</b>	5.20	Thermal Characteristics .....	<b>32</b>
1.2	应用 .....	<b>2</b>	5.21	Timing and Switching Characteristics .....	<b>32</b>
1.3	说明 .....	<b>2</b>	5.22	Typical Characteristics .....	<b>36</b>
1.4	功能框图 .....	<b>4</b>	5.23	Typical Characteristics – Sub-1 GHz .....	<b>37</b>
<b>2</b>	<b>修订历史记录</b> .....	<b>6</b>	5.24	Typical Characteristics – 2.4 GHz .....	<b>42</b>
<b>3</b>	<b>Device Comparison</b> .....	<b>7</b>	<b>6</b>	<b>Detailed Description</b> .....	<b>44</b>
3.1	Related Products .....	<b>7</b>	6.1	Overview .....	<b>44</b>
<b>4</b>	<b>Terminal Configuration and Functions</b> .....	<b>8</b>	6.2	Main CPU .....	<b>44</b>
4.1	Pin Diagram – RSM Package .....	<b>8</b>	6.3	RF Core .....	<b>45</b>
4.2	Signal Descriptions – RSM Package .....	<b>9</b>	6.4	Sensor Controller .....	<b>46</b>
4.3	Pin Diagram – RHB Package .....	<b>10</b>	6.5	Memory .....	<b>47</b>
4.4	Signal Descriptions – RHB Package .....	<b>11</b>	6.6	Debug .....	<b>47</b>
4.5	Pin Diagram – RGZ Package .....	<b>12</b>	6.7	Power Management .....	<b>48</b>
4.6	Signal Descriptions – RGZ Package .....	<b>13</b>	6.8	Clock Systems .....	<b>49</b>
<b>5</b>	<b>Specifications</b> .....	<b>15</b>	6.9	General Peripherals and Modules .....	<b>49</b>
5.1	Absolute Maximum Ratings .....	<b>15</b>	6.10	Voltage Supply Domains .....	<b>50</b>
5.2	ESD Ratings .....	<b>15</b>	6.11	System Architecture .....	<b>50</b>
5.3	Recommended Operating Conditions .....	<b>15</b>	<b>7</b>	<b>Application, Implementation, and Layout</b> .....	<b>51</b>
5.4	Power Consumption Summary .....	<b>16</b>	7.1	Application Information .....	<b>51</b>
5.5	RF Characteristics .....	<b>17</b>	7.2	TI Design or Reference Design .....	<b>52</b>
5.6	Receive (RX) Parameters, 861 MHz to 1054 MHz ..	<b>17</b>	<b>8</b>	<b>器件和文档支持</b> .....	<b>53</b>
5.7	Receive (RX) Parameters, 431 MHz to 527 MHz ..	<b>23</b>	8.1	器件命名规则 .....	<b>53</b>
5.8	Transmit (TX) Parameters, 861 MHz to 1054 MHz ..	<b>25</b>	8.2	工具和软件 .....	<b>54</b>
5.9	Transmit (TX) Parameters, 431 MHz to 527 MHz ..	<b>26</b>	8.3	文档支持 .....	<b>56</b>
5.10	1-Mbps GFSK (Bluetooth low energy) – RX .....	<b>26</b>	8.4	德州仪器 (TI) 低功耗射频网站 .....	<b>56</b>
5.11	1-Mbps GFSK (Bluetooth low energy) – TX .....	<b>27</b>	8.5	其他信息 .....	<b>56</b>
5.12	PLL Parameters .....	<b>28</b>	8.6	社区资源 .....	<b>56</b>
5.13	ADC Characteristics .....	<b>28</b>	8.7	商标 .....	<b>57</b>
5.14	Temperature Sensor .....	<b>29</b>	8.8	静电放电警告 .....	<b>57</b>
5.15	Battery Monitor .....	<b>29</b>	8.9	出口管制提示 .....	<b>57</b>
5.16	Continuous Time Comparator .....	<b>30</b>	8.10	术语表 .....	<b>57</b>
5.17	Low-Power Clocked Comparator .....	<b>30</b>	<b>9</b>	<b>机械、封装和可订购信息</b> .....	<b>57</b>
5.18	Programmable Current Source .....	<b>30</b>	9.1	封装信息 .....	<b>57</b>

## 2 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from November 20, 2016 to July 13, 2018	Page
• 已更改 描述 部分 .....	<a href="#">2</a>
• Changed <a href="#">Table 3-1</a> .....	<a href="#">7</a>
• Changed test conditions for Receiver sensitivity, 50 kbps in <a href="#">Section 5.6</a> .....	<a href="#">17</a>
• Added parameters to <a href="#">Section 5.6</a> .....	<a href="#">17</a>
• Added Receiver sensitivity parameters to <a href="#">Section 5.7</a> .....	<a href="#">23</a>
• Changed .....	<a href="#">33</a>
• Changed footnote in .....	<a href="#">33</a>
• 已添加 “软件”部分 .....	<a href="#">54</a>

Changes from June 20, 2016 to November 20, 2016	Page
• 已添加 4mm x 4mm 和 5mm x 5mm 封装 .....	<a href="#">1</a>
• Added <a href="#">Figure 4-1</a> .....	<a href="#">8</a>
• Added <a href="#">Figure 4-2</a> .....	<a href="#">10</a>
• Added support for split supply rail to <a href="#">Section 5.3</a> .....	<a href="#">15</a>
• Added OOK modulation support to <a href="#">Section 5.4</a> .....	<a href="#">16</a>
• Added receive parameters for 431-MHz to 527-MHz band in <a href="#">Section 5.7</a> .....	<a href="#">23</a>
• Added transmit parameters for 431-MHz to 527-MHz band in <a href="#">Section 5.9</a> .....	<a href="#">26</a>
• Changed ADC reference voltage to correct value in <a href="#">Section 5.13</a> .....	<a href="#">29</a>
• Added thermal characteristics for RHB and RSM packages in <a href="#">Section 5.20</a> .....	<a href="#">32</a>
• Added <a href="#">Figure 5-10</a> .....	<a href="#">37</a>
• Added <a href="#">Section 6.10</a> .....	<a href="#">50</a>
• 已更改 <a href="#">图 8-1</a> .....	<a href="#">53</a>

### 3 Device Comparison

Table 3-1 lists the device family overview.

**Table 3-1. Device Family Overview**

DEVICE	RADIO SUPPORT	FLASH (KB)	RAM (KB)	GPIOs	PACKAGE SIZE
CC1350F128RGZ	Proprietary, Wireless M-Bus, IEEE 802.15.4g, Bluetooth low energy	128	20	30	RGZ (7 mm × 7 mm VQFN48)
CC1350F128RHB	Proprietary, Wireless M-Bus, IEEE 802.15.4g, Bluetooth low energy	128	20	15	RHB (5 mm × 5 mm VQFN32)
CC1350F128RSM	Proprietary, Wireless M-Bus, IEEE 802.15.4g, Bluetooth low energy	128	20	10	RSM (4 mm × 4 mm VQFN32)
CC1310	Sub-1 GHz Proprietary, Wireless M-Bus, IEEE 802.15.4g	128 64/32	20 16	10-30	RGZ (7 mm × 7 mm VQFN48) RHB (5 mm × 5 mm VQFN32) RSM (4 mm × 4 mm VQFN32)
CC2640R2	Bluetooth 5 low energy 2.4-GHz proprietary FSK-based formats	128	20	10-31	RGZ (7 mm × 7 mm VQFN48) RHB (5 mm × 5 mm VQFN32) RSM (4 mm × 4 mm VQFN32) YFV (2.7 mm × 2.7 mm DSBGA34)
CC1312R	Sub-1 GHz Proprietary, Wireless M-Bus, IEEE 802.15.4g	352	80	30	RGZ (7 mm × 7 mm VQFN48)
CC1352R	Dual-band (2.4-GHz and Sub-1 GHz) Multiprotocol	352	80	28	RGZ (7 mm × 7 mm VQFN48)
CC2642R	Bluetooth 5 low energy 2.4-GHz proprietary FSK-based formats	352	80	31	RGZ (7 mm × 7 mm VQFN48)
CC2652R	Multiprotocol Bluetooth 5 low energy Zigbee Thread 2.4-GHz proprietary FSK-based formats	352	80	31	RGZ (7 mm × 7 mm VQFN48)

#### 3.1 Related Products

**Wireless Connectivity** The wireless connectivity portfolio offers a wide selection of low-power RF solutions suitable for a broad range of application. The offerings range from fully customized solutions to turnkey offerings with precertified hardware and software (protocol).


**Sub-1 GHz** Long-range, low power wireless connectivity solutions are offered in a wide range of Sub-1 GHz ISM bands.

**Companion Products** Review products that are frequently purchased or used with this product.

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagram – RSM Package

Figure 4-1 shows the RSM pinout diagram.



**Figure 4-1. RSM (4-mm x 4-mm) Pinout, 0.4-mm Pitch  
Top View**

I/O pins marked in Figure 4-1 in **bold** have high-drive capabilities; they are as follows:

- Pin 8, DIO\_0
- Pin 9, DIO\_1
- Pin 10, DIO\_2
- Pin 13, JTAG\_TMSC
- Pin 15, DIO\_3
- Pin 16, DIO\_4

I/O pins marked in Figure 4-1 in *italic* have analog capabilities; they are as follows:

- Pin 22, DIO\_5
- Pin 23, DIO\_6
- Pin 24, DIO\_7
- Pin 25, DIO\_8
- Pin 26, DIO\_9

## 4.2 Signal Descriptions – RSM Package

**Table 4-1. Signal Descriptions – RSM Package**

PIN		TYPE	DESCRIPTION
NAME	NO.		
DCDC_SW	18	Power	Output from internal DC/DC <sup>(1)</sup>
DCOUP_L	12	Power	1.27-V regulated digital-supply decoupling capacitor <sup>(2)</sup>
DIO_0	8	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_1	9	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_2	10	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_3	15	Digital I/O	GPIO, high-drive capability, JTAG_TDO
DIO_4	16	Digital I/O	GPIO, high-drive capability, JTAG_TDI
DIO_5	22	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_6	23	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_7	24	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_8	25	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_9	26	Digital or analog I/O	GPIO, Sensor Controller, analog
EGP	–	Power	Ground; exposed ground pad
JTAG_TM_S_C	13	Digital I/O	JTAG TMS_C
JTAG_TCK_C	14	Digital I/O	JTAG TCK_C <sup>(3)</sup>
RESET_N	21	Digital input	Reset, active low. No internal pullup.
RF_N	2	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	1	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
RX_TX	4	RF I/O	Optional bias pin for the RF LNA
VDD_S	27	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>
VDD_S2	11	Power	1.8-V to 3.8-V GPIO supply <sup>(1)</sup>
VDD_S_DCDC	19	Power	1.8-V to 3.8-V DC/DC supply
VDD_R	28	Power	1.7-V to 1.95-V supply, connect to output of internal DC/DC <sup>(2)(4)</sup>
VDD_R_RF	32	Power	1.7-V to 1.95-V supply, connect to output of internal DC/DC <sup>(2)(5)</sup>
VSS	3, 7, 17, 20, 29	Power	Ground
X32K_Q1	5	Analog I/O	32-kHz crystal oscillator pin 1
X32K_Q2	6	Analog I/O	32-kHz crystal oscillator pin 2
X24M_N	30	Analog I/O	24-MHz crystal oscillator pin 1
X24M_P	31	Analog I/O	24-MHz crystal oscillator pin 2

(1) See the technical reference manual listed in [§ 8.3](#) for more details.

(2) Do not supply external circuitry from this pin.

(3) For design consideration regarding noise immunity for this pin, see the *JTAG Interface* chapter in the [CC13x0, CC26x0 SimpleLink™ Wireless MCU Technical Reference Manual](#).

(4) If internal DC/DC is not used, this pin is supplied internally from the main LDO.

(5) If internal DC/DC is not used, this pin must be connected to VDD\_R for supply from the main LDO.

### 4.3 Pin Diagram – RHB Package

Figure 4-2 shows the RHB pinout diagram.



**Figure 4-2. RHB (5-mm × 5-mm) Pinout, 0.5-mm Pitch  
Top View**

I/O pins marked in Figure 4-2 in **bold** have high-drive capabilities; they are as follows:

- Pin 8, DIO\_2
- Pin 9, DIO\_3
- Pin 10, DIO\_4
- Pin 15, DIO\_5
- Pin 16, DIO\_6

I/O pins marked in Figure 4-2 in *italic* have analog capabilities; they are as follows:

- Pin 20, DIO\_7
- Pin 21, DIO\_8
- Pin 22, DIO\_9
- Pin 23, DIO\_10
- Pin 24, DIO\_11
- Pin 25, DIO\_12
- Pin 26, DIO\_13
- Pin 27, DIO\_14

## 4.4 Signal Descriptions – RHB Package

**Table 4-2. Signal Descriptions – RHB Package**

PIN		TYPE	DESCRIPTION
NAME	NO.		
DCDC_SW	17	Power	Output from internal DC/DC <sup>(1)</sup>
DCOUP_L	12	Power	1.27-V regulated digital-supply decoupling <sup>(2)</sup>
DIO_0	6	Digital I/O	GPIO, Sensor Controller
DIO_1	7	Digital I/O	GPIO, Sensor Controller
DIO_2	8	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_3	9	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_4	10	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_5	15	Digital I/O	GPIO, high-drive capability, JTAG_TDO
DIO_6	16	Digital I/O	GPIO, high-drive capability, JTAG_TDI
DIO_7	20	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_8	21	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_9	22	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_10	23	Digital or analog I/O	GPIO, Sensor Controller, Analog
DIO_11	24	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_12	25	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_13	26	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_14	27	Digital or analog I/O	GPIO, Sensor Controller, analog
EGP	–	Power	Ground; exposed ground pad
JTAG_TMSC	13	Digital I/O	JTAG TMSC, high-drive capability
JTAG_TCKC	14	Digital I/O	JTAG TCKC <sup>(3)</sup>
RESET_N	19	Digital input	Reset, active low. No internal pullup.
RF_N	2	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	1	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
RX_TX	3	RF I/O	Optional bias pin for the RF LNA
VDDR	29	Power	1.7-V to 1.95-V supply, connect to output of internal DC/DC <sup>(2)(4)</sup>
VDDR_RF	32	Power	1.7-V to 1.95-V supply, connect to output of internal DC/DC <sup>(2)(5)</sup>
VDDS	28	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>
VDDS2	11	Power	1.8-V to 3.8-V GPIO supply <sup>(1)</sup>
VDDS_DCDC	18	Power	1.8-V to 3.8-V DC/DC supply
X24M_N	30	Analog I/O	24-MHz crystal oscillator pin 1
X24M_P	31	Analog I/O	24-MHz crystal oscillator pin 2
X32K_Q1	4	Analog I/O	32-kHz crystal oscillator pin 1
X32K_Q2	5	Analog I/O	32-kHz crystal oscillator pin 2

(1) For more details, see the technical reference manual listed in [§ 8.3](#).

(2) Do not supply external circuitry from this pin.


(3) For design consideration regarding noise immunity for this pin, see the *JTAG Interface* chapter in the [CC13x0, CC26x0 SimpleLink™ Wireless MCU Technical Reference Manual](#).

(4) If internal DC/DC is not used, this pin is supplied internally from the main LDO.

(5) If internal DC/DC is not used, this pin must be connected to VDDR for supply from the main LDO.

## 4.5 Pin Diagram – RGZ Package

Figure 4-3 shows the RGZ pinout diagram.



**Figure 4-3. RGZ (7-mm × 7-mm) Pinout, 0.5-mm Pitch  
Top View**

I/O pins marked in Figure 4-3 in **bold** have high-drive capabilities; they are as follows:

- Pin 10, DIO\_5
- Pin 11, DIO\_6
- Pin 12, DIO\_7
- Pin 24, JTAG\_TMSC
- Pin 26, DIO\_16
- Pin 27, DIO\_17

I/O pins marked in Figure 4-3 in *italics* have analog capabilities; they are as follows:

- Pin 36, DIO\_23
- Pin 37, DIO\_24
- Pin 38, DIO\_25
- Pin 39, DIO\_26
- Pin 40, DIO\_27
- Pin 41, DIO\_28
- Pin 42, DIO\_29
- Pin 43, DIO\_30

## 4.6 Signal Descriptions – RGZ Package

**Table 4-3. Signal Descriptions – RGZ Package**

PIN		TYPE	DESCRIPTION
NAME	NO.		
DCDC_SW	33	Power	Output from internal DC/DC <sup>(1)(2)</sup>
DCOUP_L	23	Power	1.27-V regulated digital-supply (decoupling capacitor) <sup>(2)</sup>
DIO_1	6	Digital I/O	GPIO, Sensor Controller
DIO_2	7	Digital I/O	GPIO, Sensor Controller
DIO_3	8	Digital I/O	GPIO, Sensor Controller
DIO_4	9	Digital I/O	GPIO, Sensor Controller
DIO_5	10	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_6	11	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_7	12	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_8	14	Digital I/O	GPIO
DIO_9	15	Digital I/O	GPIO
DIO_10	16	Digital I/O	GPIO
DIO_11	17	Digital I/O	GPIO
DIO_12	18	Digital I/O	GPIO
DIO_13	19	Digital I/O	GPIO
DIO_14	20	Digital I/O	GPIO
DIO_15	21	Digital I/O	GPIO
DIO_16	26	Digital I/O	GPIO, JTAG_TDO, high-drive capability
DIO_17	27	Digital I/O	GPIO, JTAG_TDI, high-drive capability
DIO_18	28	Digital I/O	GPIO
DIO_19	29	Digital I/O	GPIO
DIO_20	30	Digital I/O	GPIO
DIO_21	31	Digital I/O	GPIO
DIO_22	32	Digital I/O	GPIO
DIO_23	36	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_24	37	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_25	38	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_26	39	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_27	40	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_28	41	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_29	42	Digital or analog I/O	GPIO, Sensor Controller, analog
DIO_30	43	Digital or analog I/O	GPIO, Sensor Controller, analog
EGP	–	Power	Ground; exposed ground pad
JTAG_TM_S_C	24	Digital I/O	JTAG TM_S_C, high-drive capability
JTAG_TCK_C	25	Digital I/O	JTAG TCK_C <sup>(3)</sup>
RESET_N	35	Digital input	Reset, active-low. No internal pullup.
RF_N	2	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	1	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX

(1) See technical reference manual listed in § 8.3 for more details.

(2) Do not supply external circuitry from this pin.

(3) For design consideration regarding noise immunity for this pin, see the *JTAG Interface* chapter in the [CC13x0, CC26x0 SimpleLink™ Wireless MCU Technical Reference Manual](#).

**Table 4-3. Signal Descriptions – RGZ Package (continued)**

PIN		TYPE	DESCRIPTION
NAME	NO.		
VDDR	45	Power	1.7-V to 1.95-V supply, connect to output of internal DC/DC <sup>(2)(4)</sup>
VDDR_RF	48	Power	1.7-V to 1.95-V supply, connect to output of internal DC/DC <sup>(2)(5)</sup>
VDDS	44	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>
VDDS2	13	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>
VDDS3	22	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>
VDDS_DCDC	34	Power	1.8-V to 3.8-V DC/DC supply
X24M_N	46	Analog I/O	24-MHz crystal oscillator pin 1
X24M_P	47	Analog I/O	24-MHz crystal oscillator pin 2
RX_TX	3	RF I/O	Optional bias pin for the RF LNA
X32K_Q1	4	Analog I/O	32-kHz crystal oscillator pin 1
X32K_Q2	5	Analog I/O	32-kHz crystal oscillator pin 2

(4) If internal DC/DC is not used, this pin is supplied internally from the main LDO.

(5) If internal DC/DC is not used, this pin must be connected to VDDR for supply from the main LDO.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage (VDD5, VDD52, and VDD53)		-0.3	4.1	V
Voltage on any digital pin <sup>(3)(4)</sup>		-0.3	VDD5n + 0.3, max 4.1	V
Voltage on crystal oscillator pins X32K_Q1, X32K_Q2, X24M_N, and X24M_P		-0.3	VDDR + 0.3, max 2.25	V
Voltage on ADC input (V <sub>in</sub> )	Voltage scaling enabled	-0.3	VDD5	V
	Voltage scaling disabled, internal reference	-0.3	1.49	
	Voltage scaling disabled, VDD5 as reference	-0.3	VDD5 / 2.9	
Input RF level			10	dBm
Storage temperature (T <sub>stg</sub> )		-40	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to ground, unless otherwise noted.
- (3) Including analog-capable DIO.
- (4) Each pin is referenced to a specific VDD5n (VDD5, VDD52 or VDD53). For a pin-to-VDD5 mapping table, see [Table 6-3](#).

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	All pins	±3000
		Charged device model (CDM), per JESD22-C101 <sup>(2)</sup>	All pins	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
Ambient temperature		-40	85	°C	
Operating supply voltage (VDD5)		1.8	3.8	V	
Operating supply voltages (VDD52 and VDD53)		For operation in battery-powered and 3.3-V systems (internal DC/DC can be used to minimize power consumption)			
		VDD5 < 2.7 V	1.8	3.8	V
		VDD5 ≥ 2.7 V	1.9	3.8	V
Rising supply voltage slew rate		0	100	mV/μs	
Falling supply voltage slew rate		0	20	mV/μs	
Falling supply voltage slew rate, with low-power flash setting <sup>(1)</sup>			3	mV/μs	
Positive temperature gradient in standby <sup>(2)</sup>		No limitation for negative temperature gradient, or outside standby mode		5	°C/s

- (1) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-μF VDD5 input capacitor must be used to ensure compliance with this slew rate.
- (2) Applications using RCOSC\_LF as sleep timer must also consider the drift in frequency caused by a change in temperature (see ).

## 5.4 Power Consumption Summary

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design unless otherwise noted.  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.6\text{ V}$  with DC/DC enabled, unless otherwise noted. Using boost mode (increasing VDDR to 1.95 V), will increase currents in this table by 15% (does not apply to TX 14-dBm setting where this current is already included).

PARAMETER		TEST CONDITIONS	TYP	UNIT
$I_{\text{core}}$	Core current consumption	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	100	nA
		Shutdown. No clocks running, no retention	185	
		Standby. With RTC, CPU, RAM, and (partial) register retention. RCOSC_LF	0.7	$\mu\text{A}$
		Standby. With RTC, CPU, RAM, and (partial) register retention. XOSC_LF	0.8	
		Idle. Supply Systems and RAM powered.	570	
		Active. MCU running CoreMark at 48 MHz	1.2 mA + 25.5 $\mu\text{A}/\text{MHz}$	
		Active. MCU running CoreMark at 48 MHz	2.5	mA
		Active. MCU running CoreMark at 24 MHz	1.9	
		Radio RX, measured on CC1350EM-7XD-Dual Band reference design, 868 MHz	5.4	mA
		Radio RX, measured on CC1350EM-7XD-Dual Band reference design, Bluetooth low energy, 2440 MHz	6.4	
		Radio TX, 10-dBm output power, (G)FSK, 868 MHz	13.4	mA
		Radio TX, 10-dBm output power, measured on CC1350EM-7XD-DualBand reference design, 868 MHz	14.2	
		Radio TX, OOK modulation, 10-dBm output power, AVG, 868 MHz	11.2	mA
		Radio TX, boost mode (VDDR = 1.95 V), 14-dBm output power, (G)FSK, 868 MHz	23.5	
		Radio TX, boost mode (VDDR = 1.95 V), 14-dBm output power, measured on CC1350EM-7XD-Dual Band reference design, 868 MHz	24.4	mA
		Radio TX, OOK modulation, boost mode (VDDR = 1.95 V), 14-dBm, AVG, 868 MHz	14.8	
		Radio TX Bluetooth low energy, 0-dBm output power, measured on CC1350EM-7XD-DualBand reference design, 2440 MHz	10.5	mA
		Radio TX Bluetooth low energy, boost mode (VDDR = 1.95 V), 9-dBm output power, measured on CC1350EM-7XD-Dual Band reference design, 2440 MHz	22.3	
	Radio TX, boost mode (VDDR = 1.95 V), 15-dBm output power, (G)FSK, measured on CC1310EM-7XD-4251, 433.92 MHz	25.1	mA	
	Radio TX, 10-dBm output power, measured on CC1310EM-7XD-4251, 433.92 MHz	13.2		
<b>PERIPHERAL CURRENT CONSUMPTION</b>				
$I_{\text{peri}}$	Peripheral power domain	Delta current with domain enabled	20	$\mu\text{A}$
	Serial power domain	Delta current with domain enabled	13	
	RF core	Delta current with power domain enabled, clock enabled, RF core idle	237	
	$\mu\text{DMA}$	Delta current with clock enabled, module idle	130	
	Timers	Delta current with clock enabled, module idle	113	
	$I^2\text{C}$	Delta current with clock enabled, module idle	12	
	I2S	Delta current with clock enabled, module idle	36	
	SSI	Delta current with clock enabled, module idle	93	
	UART	Delta current with clock enabled, module idle	164	

## 5.5 RF Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	287 <sup>(1)</sup>		351 <sup>(1)</sup>	MHz
	359 <sup>(1)</sup>		439 <sup>(1)</sup>	
	431		527	
	718 <sup>(1)</sup>		878 <sup>(1)</sup>	
	861		1054	
	2152		2635	

(1) These frequency bands are functionally verified. Radio settings for specific physical layer parameters can be made available upon request.

## 5.6 Receive (RX) Parameters, 861 MHz to 1054 MHz

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Data rate		Up to 4 Mbps			bps
Data rate offset tolerance, IEEE 802.15.4g PHY	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-3}$		1600		ppm
Data rate step size			1.5		bps
Digital channel filter programmable bandwidth	Using VCO divide by 5 setting	40		4000	kHz
Receiver sensitivity, 50 kbps	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$ . 868 MHz and 915 MHz		-110		dBm
Receiver saturation	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		10		dBm
Selectivity, $\pm 200\text{ kHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		44, 47		dB
Selectivity, $\pm 400\text{ kHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		48, 53		dB
Blocking $\pm 1\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		59, 62		dB
Blocking $\pm 2\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		64, 65		dB
Blocking $\pm 5\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		67, 68		dB
Blocking $\pm 10\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		76, 76		dB
Spurious emissions 1 GHz to 13 GHz (VCO leakage at 3.5 GHz) and 30 MHz to 1 GHz	Conducted emissions measured according to ETSI EN 300 220		-70		dBm

## Receive (RX) Parameters, 861 MHz to 1054 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Image rejection (image compensation enabled, the image compensation is calibrated in production), 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), $\text{BER} = 10^{-2}$		44		dB
RSSI dynamic range	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode). Starting from the sensitivity limit. This range will give an accuracy of $\pm 2\text{ dB}$ .		95		dB
RSSI accuracy	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode). Starting from the sensitivity limit across the given dynamic range.		$\pm 2$		dB
Receiver sensitivity, 500 kbps	GFSK, 175-kHz deviation, 1.243-MHz RX bandwidth, $\text{BER} = 10^{-2}$		-97		dBm
Blocking, $\pm 2\text{ MHz}$ , 500 kbps	Wanted signal 3 dB above sensitivity limit. 500 kbps, GFSK, 175-kHz deviation, 1.243-MHz RX bandwidth, $\text{BER} = 10^{-2}$		35, 36		dB
Blocking, $\pm 10\text{ MHz}$ , 500 kbps	Wanted signal 3 dB above sensitivity limit. 500 kbps, GFSK, 175-kHz deviation, 1.243-MHz RX bandwidth, $\text{BER} = 10^{-2}$		55, 47		dB
Receiver sensitivity, long-range mode, 5 kbps	20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$ . 868 MHz and 915 MHz		-119		dBm
Receiver sensitivity, long-range mode, 2.5 kbps	20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 4, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$ . 868 MHz and 915 MHz		-120		dBm
Receiver sensitivity, long-range mode, 1.25 kbps	20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$ . 868 MHz and 915 MHz		-121		dBm
Selectivity, $\pm 100\text{ kHz}$ , long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		47, 47		dB
Selectivity, $\pm 200\text{ kHz}$ , long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		54, 55		dB
Selectivity, $\pm 300\text{ kHz}$ , long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		57, 56		dB
Blocking, $\pm 1\text{ MHz}$ , long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		68, 67		dB
Blocking, $\pm 2\text{ MHz}$ , long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		74, 74		dB
Blocking, $\pm 10\text{ MHz}$ , long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		85, 85		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), long-range mode, 5 kbps	Wanted signal 3 dB above sensitivity limit. 20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		52		dB
Receiver sensitivity, wM-BUS S2-mode, 32.768 kbps	$f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-111		dBm

## Receive (RX) Parameters, 861 MHz to 1054 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, $\pm 200\text{ kHz}$ , wM-BUS S2-mode, 32.768 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		42, 43		dB
Selectivity, $\pm 400\text{ kHz}$ , wM-BUS S2-mode, 32.768 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		41, 47		dB
Blocking, $\pm 1\text{ MHz}$ , wM-BUS S2-mode, 32.768 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		43, 52		dB
Blocking, $\pm 2\text{ MHz}$ , wM-BUS S2-mode, 32.768 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		52, 55		dB
Blocking, $\pm 10\text{ MHz}$ , wM-BUS S2-mode, 32.768 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		68, 72		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), wM-BUS S2-mode, 32.768 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.3\text{ MHz}$ , 32.768 ksym/s, Manchester coding, FSK, 50-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		43		dB
Receiver sensitivity, wM-BUS C-mode, 100 kbps	$f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-107		dBm
Selectivity, $\pm 400\text{ kHz}$ , wM-BUS C-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		41, 46		dB
Selectivity, $\pm 800\text{ kHz}$ , wM-BUS C-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		41, 50		dB
Blocking, $\pm 1\text{ MHz}$ , wM-BUS C-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		43, 51		dB
Blocking, $\pm 2\text{ MHz}$ , wM-BUS C-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		51, 53		dB
Blocking, $\pm 5\text{ MHz}$ , wM-BUS C-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		55, 61		dB
Blocking, $\pm 10\text{ MHz}$ , wM-BUS C-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, NRZ coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		67, 68		dB
Receiver sensitivity, wM-BUS T-mode, 100 kbps	$f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-105		dBm
Selectivity, $\pm 400\text{ kHz}$ , wM-BUS T-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		41, 46		dB
Selectivity, $\pm 800\text{ kHz}$ , wM-BUS T-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		41, 50		dB
Blocking, $\pm 1\text{ MHz}$ , wM-BUS T-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		42, 51		dB

## Receive (RX) Parameters, 861 MHz to 1054 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Blocking, $\pm 2\text{ MHz}$ , wM-BUS T-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		51, 52		dB
Blocking, $\pm 5\text{ MHz}$ , wM-BUS T-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		54, 60		dB
Blocking, $\pm 10\text{ MHz}$ , wM-BUS T-mode, 100 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 868.95\text{ MHz}$ , 100 ksym/s, 3 out of 6 coding, FSK, 45-kHz deviation, 196-kHz RX bandwidth, $\text{BER} = 10^{-2}$		67, 68		dB
Receiver sensitivity, WideBand-DSSS (WB-DSSS), 30 kbps	$f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 8, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-109		dBm
Blocking, $\pm 1\text{ MHz}$ , WB-DSSS, 30 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 8, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		57, 57		dB
Blocking, $\pm 2\text{ MHz}$ , WB-DSSS, 30 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 8, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		58, 58		dB
Blocking, $\pm 5\text{ MHz}$ , WB-DSSS, 30 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 8, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		59, 57		dB
Blocking, $\pm 10\text{ MHz}$ , WB-DSSS, 30 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 8, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		71, 68		dB
Receiver sensitivity, WideBand-DSSS (WB-DSSS), 60 kbps	$f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 4, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-108		dBm
Blocking, $\pm 1\text{ MHz}$ , WB-DSSS, 60 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 4, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		56, 56		dB
Blocking, $\pm 2\text{ MHz}$ , WB-DSSS, 60 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 4, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		57, 57		dB
Blocking, $\pm 5\text{ MHz}$ , WB-DSSS, 60 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 4, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		57, 56		dB
Blocking, $\pm 10\text{ MHz}$ , WB-DSSS, 60 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 4, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		70, 67		dB
Receiver sensitivity, WideBand-DSSS (WB-DSSS), 120 kbps	$f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 2, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-106		dBm
Blocking, $\pm 1\text{ MHz}$ , WB-DSSS, 120 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 2, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		54, 54		dB
Blocking, $\pm 2\text{ MHz}$ , WB-DSSS, 120 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 2, 622-kHz RX bandwidth, $\text{BER} = 10^{-2}$		55, 55		dB

## Receive (RX) Parameters, 861 MHz to 1054 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Blocking, $\pm 5\text{ MHz}$ , WB-DSSS, 120 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 2, 622-kHz RX bandwidth, BER = $10^{-2}$		55, 54		dB
Blocking, $\pm 10\text{ MHz}$ , WB-DSSS, 120 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 2, 622-kHz RX bandwidth, BER = $10^{-2}$		69, 65		dB
Receiver sensitivity, WideBand-DSSS (WB-DSSS), 240 kbps	$f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 1, 622-kHz RX bandwidth, BER = $10^{-2}$		-105		dBm
Blocking, $\pm 1\text{ MHz}$ , WB-DSSS, 240 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 1, 622-kHz RX bandwidth, BER = $10^{-2}$		53, 53		dB
Blocking, $\pm 2\text{ MHz}$ , WB-DSSS, 240 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 1, 622-kHz RX bandwidth, BER = $10^{-2}$		53, 54		dB
Blocking, $\pm 5\text{ MHz}$ , WB-DSSS, 240 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 1, 622-kHz RX bandwidth, BER = $10^{-2}$		53, 54		dB
Blocking, $\pm 10\text{ MHz}$ , WB-DSSS, 240 kbps	Wanted signal 3 dB above sensitivity limit. $f_{\text{RF}} = 915\text{ MHz}$ , 480 ksym/s, GFSK, 195-kHz deviation, FEC (half rate), DSSS = 1, 622-kHz RX bandwidth, BER = $10^{-2}$		68, 64		dB
Receiver sensitivity, 10 kbps	GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		-114		dBm
Selectivity, $\pm 100\text{ kHz}$ , 10 kbps	Wanted signal 3 dB above sensitivity limit. 10 kbps, GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		40, 40		dB
Selectivity, $\pm 200\text{ kHz}$ , 10 kbps	Wanted signal 3 dB above sensitivity limit. 10 kbps, GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		46, 44		dB
Selectivity, $\pm 400\text{ kHz}$ , 10 kbps	Wanted signal 3 dB above sensitivity limit. 10 kbps, GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		50, 45		dB
Blocking, $\pm 2\text{ MHz}$ , 10 kbps	Wanted signal 3 dB above sensitivity limit. 10 kbps, GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		62, 61		dB
Blocking, $\pm 10\text{ MHz}$ , 10 kbps	Wanted signal 3 dB above sensitivity limit. 10 kbps, GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		76, 72		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), 10 kbps	Wanted signal 3 dB above sensitivity limit. 10 kbps, GFSK, 19-kHz deviation, 78-kHz RX bandwidth, BER = $10^{-2}$		43		dB
Receiver sensitivity, 4.8 kbps	GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, BER = $10^{-2}$		-114		dBm
Selectivity, $\pm 100\text{ kHz}$ , 4.8 kbps	Wanted signal 3 dB above sensitivity limit. 4.8 kbps, GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, BER = $10^{-2}$		44, 43		dB
Selectivity, $\pm 200\text{ kHz}$ , 4.8 kbps	Wanted signal 3 dB above sensitivity limit. 4.8 kbps, GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, BER = $10^{-2}$		49, 48		dB

## Receive (RX) Parameters, 861 MHz to 1054 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, $\pm 400\text{ kHz}$ , 4.8 kbps	Wanted signal 3 dB above sensitivity limit. 4.8 kbps, GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		52, 49		dB
Blocking, $\pm 2\text{ MHz}$ , 4.8 kbps	Wanted signal 3 dB above sensitivity limit. 4.8 kbps, GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		64, 63		dB
Blocking, $\pm 10\text{ MHz}$ , 4.8 kbps	Wanted signal 3 dB above sensitivity limit. 4.8 kbps, GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		73, 72		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), 4.8 kbps	Wanted signal 3 dB above sensitivity limit. 4.8 kbps, GFSK, 5.2-kHz deviation, 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		43		dB
Receiver sensitivity, CC1101 compatible mode, 2.4 kbps	GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-116		dBm
Selectivity, $\pm 100\text{ kHz}$ , CC1101 compatible mode, 2.4 kbps	Wanted signal 3 dB above sensitivity limit. 2.4 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		45, 44		dB
Selectivity, $\pm 200\text{ kHz}$ , CC1101 compatible mode, 2.4 kbps	Wanted signal 3 dB above sensitivity limit. 2.4 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		51, 47		dB
Blocking, $\pm 2\text{ MHz}$ , CC1101 compatible mode, 2.4 kbps	Wanted signal 3 dB above sensitivity limit. 2.4 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		63, 62		dB
Blocking, $\pm 10\text{ MHz}$ , CC1101 compatible mode, 2.4 kbps	Wanted signal 3 dB above sensitivity limit. 2.4 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		76, 71		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), CC1101 compatible mode, 2.4 kbps	Wanted signal 3 dB above sensitivity limit. 2.4 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		45		dB
Receiver sensitivity, CC1101 compatible mode, 1.2 kbps	GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		-117		dBm
Selectivity, $\pm 100\text{ kHz}$ , CC1101 compatible mode, 1.2 kbps	Wanted signal 3 dB above sensitivity limit. 1.2 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		45, 44		dB
Selectivity, $\pm 200\text{ kHz}$ , CC1101 compatible mode, 1.2 kbps	Wanted signal 3 dB above sensitivity limit. 1.2 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		51, 47		dB
Blocking, $\pm 2\text{ MHz}$ , CC1101 compatible mode, 1.2 kbps	Wanted signal 3 dB above sensitivity limit. 1.2 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		63, 62		dB
Blocking, $\pm 10\text{ MHz}$ , CC1101 compatible mode, 1.2 kbps	Wanted signal 3 dB above sensitivity limit. 1.2 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		81, 81		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), CC1101 compatible mode, 1.2 kbps	Wanted signal 3 dB above sensitivity limit. 1.2 kbps, GFSK, 5.2-kHz deviation (commonly used settings on CC1101), 49-kHz RX bandwidth, $\text{BER} = 10^{-2}$		45		dB
Receiver sensitivity, legacy long-range mode, 625 bps	10 ksymbols/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, $\text{BER} = 10^{-2}$ . 868 MHz and 915 MHz.		-124		dBm
Selectivity, $\pm 100\text{ kHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksymbols/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, $\text{BER} = 10^{-2}$		56, 56		dB
Blocking $\pm 1\text{ MHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksymbols/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, $\text{BER} = 10^{-2}$		73, 77		dB

## Receive (RX) Parameters, 861 MHz to 1054 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Blocking $\pm 2\text{ MHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		79, 79		dB
Blocking $\pm 10\text{ MHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		91, 91		dB
Receiver sensitivity, OOK, 4.8 kbps	4.8 kbps, OOK, 40-kHz RX bandwidth, BER = $10^{-2}$ . 868 MHz and 915 MHz		-115		dBm

## 5.7 Receive (RX) Parameters, 431 MHz to 527 MHz

Measured on the Texas Instruments CC1310EM-7XD-4251 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 433.92\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity, 50 kbps	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		-110		dBm
Receiver saturation	50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		10		dBm
Selectivity, $\pm 200\text{ kHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		40, 42		dB
Selectivity, $\pm 400\text{ kHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		42, 50		dB
Blocking $\pm 1\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		53, 58		dB
Blocking $\pm 2\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		59, 60		dB
Blocking $\pm 10\text{ MHz}$ , 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		74, 74		dB
Spurious emissions 1 GHz to 13 GHz (VCO leakage at 3.5 GHz) and 30 MHz to 1 GHz	Conducted emissions measured according to ETSI EN 300 220		-74		dBm
Image rejection (image compensation enabled, the image compensation is calibrated in production), 50 kbps	Wanted signal 3 dB above sensitivity limit. 50 kbps, GFSK, 25-kHz deviation, 100-kHz RX bandwidth (same modulation format as IEEE 802.15.4g mandatory mode), BER = $10^{-2}$		43		dB
Receiver sensitivity, long-range mode, 5 kbps	20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 2, 49-kHz RX bandwidth, BER = $10^{-2}$ . 433 MHz		-119		dBm
Receiver sensitivity, long-range mode, 2.5 kbps	20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 4, 49-kHz RX bandwidth, BER = $10^{-2}$ . 433 MHz		-120		dBm
Receiver sensitivity, long-range mode, 1.25 kbps	20 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 49-kHz RX bandwidth, BER = $10^{-2}$ . 433 MHz		-121		dBm

### Receive (RX) Parameters, 431 MHz to 527 MHz (continued)

Measured on the Texas Instruments CC1310EM-7XD-4251 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 433.92\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity, legacy long-range mode, 625 bps	10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$ . 868 MHz and 915 MHz.		-124		dBm
Selectivity, $\pm 100\text{ kHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		56, 56		dB
Selectivity, $\pm 200\text{ kHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		62, 65		dB
Blocking $\pm 1\text{ MHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		68, 73		dB
Blocking $\pm 2\text{ MHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		74, 74		dB
Blocking $\pm 10\text{ MHz}$ , legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		88, 89		dB
Image rejection (image compensation enabled, the image compensation is calibrated in production), legacy long-range mode, 625 bps	Wanted signal 3 dB above sensitivity limit. 10 ksym/s, GFSK, 5-kHz deviation, FEC (half rate), DSSS = 8, 40-kHz RX bandwidth, BER = $10^{-2}$		55		dB

## 5.8 Transmit (TX) Parameters, 861 MHz to 1054 MHz

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 868\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum output power, boost mode		VDDR = 1.95 V Minimum VDDS for boost mode is 2.1 V 868 MHz and 915 MHz		14		dBm
Maximum output power		868 MHz and 915 MHz		12		dBm
Output power programmable range				24		dB
Output power variation		Tested at +10-dBm setting		±0.9		dB
Output power variation, boost mode		+14 dBm		±0.5		dB
Spurious emissions (excluding harmonics) <sup>(1)</sup>	30 MHz to 1 GHz	Transmitting +14 dBm ETSI restricted bands		<-59		dBm
		Transmitting +14 dBm outside ETSI restricted bands		<-51		
	1 GHz to 12.75 GHz	Transmitting +14 dBm measured in 1-MHz bandwidth (ETSI)		<-37		
Harmonics	Second harmonic	Transmitting +14 dBm, conducted 868 MHz, 915 MHz		-52, -55		dBm
	Third harmonic	Transmitting +14 dBm, conducted 868 MHz, 915 MHz		-58, -55		
	Fourth harmonic	Transmitting +14 dBm, conducted 868 MHz, 915 MHz		-56, -56		
Spurious emissions out-of-band, 915 MHz <sup>(1)</sup>	30 MHz to 88 MHz (within FCC restricted bands)	Transmitting +14 dBm, conducted		<-66		dBm
	88 MHz to 216 MHz (within FCC restricted bands)	Transmitting +14 dBm, conducted		<-65		
	216 MHz to 960 MHz (within FCC restricted bands)	Transmitting +14 dBm, conducted		<-65		
	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	Transmitting +14 dBm, conducted		<-52		
	1 GHz to 12.75 GHz (outside FCC restricted bands)	Transmitting +14 dBm, conducted		<-43		
Spurious emissions out-of-band, 920.6 MHz <sup>(1)</sup>	Below 710 MHz (ARIB T-108)	Transmitting +14 dBm, conducted		<-50		dBm
	710 MHz to 900 MHz (ARIB T-108)	Transmitting +14 dBm, conducted		<-60		
	900 MHz to 915 MHz (ARIB T-108)	Transmitting +14 dBm, conducted		<-57		
	930 MHz to 1000 MHz (ARIB T-108)	Transmitting +14 dBm, conducted		<-57		
	1000 MHz to 1215 MHz (ARIB T-108)	Transmitting +14 dBm, conducted		<-59		
	Above 1215 MHz (ARIB T-108)	Transmitting +14 dBm, conducted		<-45		

(1) Suitable for systems targeting compliance with EN 300 220, EN 54-25, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.

## 5.9 Transmit (TX) Parameters, 431 MHz to 527 MHz

Measured on the Texas Instruments CC1310EM-7XD-4251 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , DC/DC enabled,  $f_{\text{RF}} = 433.92\text{ MHz}$ , unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum output power, boost mode		VDDR = 1.95 V Minimum VDD5 for boost mode is 2.1 V		15		dBm
Maximum output power				14		dBm
Spurious emissions (excluding harmonics) <sup>(1)</sup>	30 MHz to 1 GHz	Transmitting +10 dBm, 433 MHz Inside ETSI restricted bands		<-63		dBm
		Transmitting +10 dBm, 433 MHz Outside ETSI restricted bands		<-39		
	1 GHz to 12.75 GHz	Transmitting +10 dBm, 433 MHz Outside ETSI restricted bands, measured in 1-MHz bandwidth (ETSI)		<-52		
		Transmitting +10 dBm, 433 MHz Inside ETSI restricted bands, measured in 1-MHz bandwidth (ETSI)		<-58		

(1) Suitable for systems targeting compliance with EN 300 220, EN 54-25, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.

## 5.10 1-Mbps GFSK (Bluetooth low energy) – RX

Measured on the TI CC1350\_7XD-Dual Band reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ ,  $f_{\text{RF}} = 2440\text{ MHz}$ , unless otherwise noted. All tests with Bluetooth low energy PHY (1 Mbps), 37-byte payload unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity	Differential mode. Measured at the CC1350_7XD-Dual Band SMA connector, 37-byte payload BER = $10^{-3}$		-87		dBm
Receiver sensitivity	Differential mode. Measured at the CC1350_7XD-Dual Band SMA connector, 255-byte payload BER = $10^{-3}$		-86		dBm
Receiver saturation	Differential mode. Measured at the CC1350_7XD-Dual Band SMA connector, BER = $10^{-3}$		0		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency. Input signal 10 dB above sensitivity limit	-350		350	kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate. Input signal 10 dB above sensitivity limit	-750		750	ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer in channel, BER = $10^{-3}$		-6		dB
Selectivity, $\pm 1\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 1\text{ MHz}$ , BER = $10^{-3}$		7 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 2\text{ MHz}$ , BER = $10^{-3}$		38		dB
Selectivity, $\pm 3\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 3\text{ MHz}$ , BER = $10^{-3}$ . Note that -3 MHz is -1 MHz from the image frequency.		36 / 41 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		39 / 38 <sup>(2)</sup>		dB
Selectivity, $\pm 5\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 5\text{ MHz}$ , BER = $10^{-3}$		35 / 39 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\geq \pm 6\text{ MHz}$ , BER = $10^{-3}$		42 / 37 <sup>(2)</sup>		dB
Selectivity, $\pm 15\text{ MHz}$ or more <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\geq \pm 15\text{ MHz}$ or more, BER = $10^{-3}$		55		dB

(1) Numbers given as I/C dB.

(2) X / Y, where X is +N MHz and Y is -N MHz.

## 1-Mbps GFSK (Bluetooth low energy) – RX (continued)

Measured on the TI CC1350\_7XD-Dual Band reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ ,  $f_{\text{RF}} = 2440\text{ MHz}$ , unless otherwise noted. All tests with Bluetooth low energy PHY (1 Mbps), 37-byte payload unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, Image frequency (image compensation enabled, the image compensation is calibrated in production) <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at image frequency, $\text{BER} = 10^{-3}$		37		dB
Selectivity, Image frequency $\pm 1\text{ MHz}$ <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\pm 1\text{ MHz}$ from image ( $-3\text{ MHz}$ and $-1\text{ MHz}$ from wanted) frequency, $\text{BER} = 10^{-3}$		4 / 41 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz		$-25$		dBm
Out-of-band blocking	2003 MHz to 2399 MHz		$>-20$		dBm
Out-of-band blocking	2484 MHz to 2997 MHz		$>-20$		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz		$>-30$		dBm
Intermodulation	Wanted signal at 2402 MHz, $-64\text{ dBm}$ . Two interferers at 2405 and 2408 MHz, respectively, at the given power level		$-30$		dBm
Spurious emissions, 30 to 1000 MHz	Conducted measurement in a $50\text{-}\Omega$ single-ended load. Suitable for systems targeting compliance with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66		$-72$		dBm
Spurious emissions, 1 to 12.75 GHz	Conducted measurement in a $50\text{-}\Omega$ single-ended load. Suitable for systems targeting compliance with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66		$-65$		dBm
RSSI dynamic range			70		dB
RSSI accuracy			$\pm 4$		dB

(3) Excluding one exception at  $F_{\text{wanted}} / 2$ , per Bluetooth Specification.

## 5.11 1-Mbps GFSK (Bluetooth low energy) – TX

Measured on the TI CC1350\_7XD-Dual Band reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ ,  $f_{\text{RF}} = 2440\text{ MHz}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output power, boost mode	Differential mode, delivered to a single-ended $50\text{-}\Omega$ load through a balun. $V_{\text{DDR}} = 1.95\text{ V}$ Minimum $V_{\text{DDS}}$ for boost mode is $2.1\text{ V}$ .		9		dBm
Output power	Differential mode, delivered to a single-ended $50\text{-}\Omega$ load through a balun.		5		dBm
Output power, lowest setting	Delivered to a single-ended $50\text{-}\Omega$ load through a balun		$-21$		dBm
Spurious emission conducted measurement <sup>(1)</sup>	$f < 1\text{ GHz}$ , outside restricted bands		$-59$		dBm
	$f < 1\text{ GHz}$ , restricted bands ETSI		$-55$		
	$f < 1\text{ GHz}$ , restricted bands FCC		$-61$		
	$f > 1\text{ GHz}$ , including harmonics		$-47$		

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

## 5.12 PLL Parameters

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase noise in the 868-MHz band	±100-kHz offset		-101		dBc/Hz
	±200-kHz offset		-108		
	±400-kHz offset		-115		
	±1000-kHz offset		-124		
	±2000-kHz offset		-131		
	±10000-kHz offset		-140		
Phase noise in the 915-MHz band	±100-kHz offset		-98		dBc/Hz
	±200-kHz offset		-106		
	±400-kHz offset		-114		
	±1000-kHz offset		-122		
	±2000-kHz offset		-130		
	±10000-kHz offset		-140		

## 5.13 ADC Characteristics

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC disabled. Input voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{\text{DDS}}$	V
Resolution			12		Bits
Sample rate				200	ksamples/s
Offset	Internal 4.3-V equivalent reference <sup>(2)</sup>		2.1		LSB
Gain error	Internal 4.3-V equivalent reference <sup>(2)</sup>		-0.14		LSB
DNL <sup>(3)</sup>	Differential nonlinearity		>-1		LSB
INL <sup>(4)</sup>	Integral nonlinearity		±2		LSB
ENOB	Effective number of bits	Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksamples/s, 9.6-kHz input tone	10.0		Bits
		$V_{\text{DDS}}$ as reference, 200 ksamples/s, 9.6-kHz input tone	10.2		
		Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksamples/s, 300-Hz input tone	11.1		
THD	Total harmonic distortion	Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksamples/s, 9.6-kHz input tone	-65		dB
		$V_{\text{DDS}}$ as reference, 200 ksamples/s, 9.6-kHz input tone	-72		
		Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksamples/s, 300-Hz input tone	-75		
SINAD and SNDR	Signal-to-noise and distortion ratio	Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksamples/s, 9.6-kHz input tone	62		dB
		$V_{\text{DDS}}$ as reference, 200 ksamples/s, 9.6-kHz input tone	63		
		Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksamples/s, 300-Hz input tone	69		

(1) Using IEEE Std 1241™ 2010 for terminology and test methods.

(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V. Applied voltage must be within the absolute maximum ratings (see Section 5.1) at all times.

(3) No missing codes. Positive DNL typically varies from 0.3 to 1.7, depending on the device (see Figure 5-7).

(4) For a typical example, see Figure 5-6.

## ADC Characteristics (continued)

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , DC/DC disabled. Input voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SFDR	Spurious-free dynamic range	Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksamples/s, 9.6-kHz input tone		74		dB
		VDDS as reference, 200 ksamples/s, 9.6-kHz input tone		75		
		Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksamples/s, 300-Hz input tone		75		
Conversion time		Including sampling time		5		$\mu\text{s}$
Current consumption		Internal 4.3-V equivalent reference <sup>(2)</sup>		0.66		mA
Current consumption		VDDS as reference		0.75		mA
Reference voltage		Equivalent fixed internal reference(voltage scaling enabled) <sup>(2)</sup> For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1.		4.3		V
Reference voltage		Fixed internal reference (input voltage scaling disabled). <sup>(2)</sup> For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{\text{ref}} = 4.3\text{ V} \times 1408 / 4095$		1.48		V
Reference voltage		VDDS as reference (Also known as RELATIVE) (input voltage scaling enabled)		VDDS		V
Reference voltage		VDDS as reference (Also known as RELATIVE) (input voltage scaling disabled)		VDDS / 2.82		V
Input Impedance		200 ksamples/s, voltage scaling enabled. Capacitive input, input impedance depends on sampling frequency and sampling time		>1		M $\Omega$

### 5.14 Temperature Sensor

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			4		$^\circ\text{C}$
Range		-40		85	$^\circ\text{C}$
Accuracy			$\pm 5$		$^\circ\text{C}$
Supply voltage coefficient <sup>(1)</sup>			3.2		$^\circ\text{C}/\text{V}$

(1) Automatically compensated when using supplied driver libraries.

### 5.15 Battery Monitor

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			50		mV
Range		1.8		3.8	V
Accuracy			13		mV

## 5.16 Continuous Time Comparator

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{\text{DDS}}$	V
External reference voltage		0		$V_{\text{DDS}}$	V
Internal reference voltage	DCOUPPL as reference		1.27		V
Offset			3		mV
Hysteresis			<2		mV
Decision time	Step from $-10\text{ mV}$ to $10\text{ mV}$		0.72		$\mu\text{s}$
Current consumption when enabled <sup>(1)</sup>			8.6		$\mu\text{A}$

(1) Additionally, the bias module must be enabled when running in standby mode.

## 5.17 Low-Power Clocked Comparator

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{\text{DDS}}$	V
Clock frequency			32.8		kHz
Internal reference voltage, $V_{\text{DDS}} / 2$		1.49 to 1.51			V
Internal reference voltage, $V_{\text{DDS}} / 3$		1.01 to 1.03			V
Internal reference voltage, $V_{\text{DDS}} / 4$		0.78 to 0.79			V
Internal reference voltage, $\text{DCOUPPL} / 1$		1.25 to 1.28			V
Internal reference voltage, $\text{DCOUPPL} / 2$		0.63 to 0.65			V
Internal reference voltage, $\text{DCOUPPL} / 3$		0.42 to 0.44			V
Internal reference voltage, $\text{DCOUPPL} / 4$		0.33 to 0.34			V
Offset			<2		mV
Hysteresis			<5		mV
Decision time	Step from $-50\text{ mV}$ to $50\text{ mV}$		1		clock-cycle
Current consumption when enabled			362		nA

## 5.18 Programmable Current Source

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current source programmable output range			0.25 to 20		$\mu\text{A}$
Resolution			0.25		$\mu\text{A}$
Current consumption <sup>(1)</sup>	Including current source at maximum programmable output		23		$\mu\text{A}$

(1) Additionally, the bias module must be enabled when running in standby mode.

## 5.19 DC Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 1.8 V</b>					
GPIO VOH at 8-mA load	IOCURR = 2, high-drive GPIOs only	1.32	1.54		V
GPIO VOL at 8-mA load	IOCURR = 2, high-drive GPIOs only		0.26	0.32	V
GPIO VOH at 4-mA load	IOCURR = 1	1.32	1.58		V
GPIO VOL at 4-mA load	IOCURR = 1		0.21	0.32	V
GPIO pullup current	Input mode, pullup enabled, V <sub>pad</sub> = 0 V		71.7		μA
GPIO pulldown current	Input mode, pulldown enabled, V <sub>pad</sub> = V <sub>DD5</sub>		21.1		μA
GPIO high/low input transition, no hysteresis	IH = 0, transition between reading 0 and reading 1		0.88		V
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.07		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		0.74		V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 voltage transition points		0.33		V
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 3.0 V</b>					
GPIO VOH at 8-mA load	IOCURR = 2, high-drive GPIOs only		2.68		V
GPIO VOL at 8-mA load	IOCURR = 2, high-drive GPIOs only		0.33		V
GPIO VOH at 4-mA load	IOCURR = 1		2.72		V
GPIO VOL at 4-mA load	IOCURR = 1		0.28		V
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 3.8 V</b>					
GPIO pullup current	Input mode, pullup enabled, V <sub>pad</sub> = 0 V		277		μA
GPIO pulldown current	Input mode, pulldown enabled, V <sub>pad</sub> = V <sub>DD5</sub>		113		μA
GPIO high/low input transition, no hysteresis	IH = 0, transition between reading 0 and reading 1		1.67		V
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.94		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		1.54		V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 voltage transition points		0.4		V
VIH	Lowest GPIO input voltage reliably interpreted as a <i>High</i>			0.8	V <sub>DD5</sub> <sup>(1)</sup>
VIL	Highest GPIO input voltage reliably interpreted as a <i>Low</i>	0.2			V <sub>DD5</sub> <sup>(1)</sup>

(1) Each GPIO is referenced to a specific V<sub>DD5</sub> pin. See the technical reference manual listed in [§ 8.3](#) for more details.

## 5.20 Thermal Characteristics

THERMAL METRIC <sup>(1)</sup>	CC1350			UNIT <sup>(2)</sup>
	RSM (VQFN)	RHB (VQFN)	RGZ (VQFN)	
	32 PINS	32 PINS	48 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	36.9	32.8	29.6	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	30.3	24.0	15.7	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	7.6	6.8	6.2	°C/W
$\Psi_{JT}$ Junction-to-top characterization parameter	0.4	0.3	0.3	°C/W
$\Psi_{JB}$ Junction-to-board characterization parameter	7.4	6.8	6.2	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	2.1	1.9	1.9	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

(2) °C/W = degrees Celsius per watt.

## 5.21 Timing and Switching Characteristics

### 5.21.1 Reset Timing

**Table 5-1. Reset Timing**

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

### 5.21.2 Wakeup Timing

**Table 5-2. Wakeup Timing**

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted. The times listed here do not include RTOS overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Idle → Active			14		μs
MCU, Standby → Active			174		μs
MCU, Shutdown → Active			1097		μs

### 5.21.3 Clock Specifications

**Table 5-3. 24-MHz Crystal Oscillator (XOSC\_HF)**
 $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , unless otherwise noted. [Section 5.21.1](#)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ESR equivalent series resistance <a href="#">Section 5.21.2</a>	$6\text{ pF} < C_L \leq 9\text{ pF}$		20	60	$\Omega$
ESR equivalent series resistance <a href="#">Section 5.21.2</a>	$5\text{ pF} < C_L \leq 6\text{ pF}$			80	$\Omega$
$L_M$ motional inductance <a href="#">Section 5.21.2</a>	Relates to load capacitance ( $C_L$ in Farads)		$< 1.6 \times 10^{-24} / C_L^2$		H
$C_L$ crystal load capacitance <a href="#">Section 5.21.2</a>		5		9	pF
Crystal frequency <a href="#">Section 5.21.2</a>			24		MHz
Start-up time			150		$\mu\text{s}$

**Table 5-4. 32.768-kHz Crystal Oscillator (XOSC\_LF)**

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , unless otherwise noted. <sup>(1)</sup>

	MIN	TYP	MAX	UNIT
Crystal frequency		32.768		kHz
ESR equivalent series resistance		30	100	k $\Omega$
Crystal load capacitance ( $C_L$ )	6		12	pF

<sup>(1)</sup> Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.

**Table 5-5. 48-MHz RC Oscillator (RCOSC\_HF)**

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		$\pm 1\%$		
Calibrated frequency accuracy <sup>(1)</sup>		$\pm 0.25\%$		
Startup time		5		$\mu\text{s}$

<sup>(1)</sup> Accuracy relative to the calibration source (XOSC\_HF)

**Table 5-6. 32-kHz RC Oscillator (RCOSC\_LF)**

Measured on the Texas Instruments CC1310EM-7XD-7793 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency <sup>(1)</sup>		32.768		kHz
Temperature coefficient		50		ppm/ $^\circ\text{C}$

<sup>(1)</sup> The frequency accuracy of the Real Time Clock (RTC) is not directly dependent on the frequency accuracy of the 32-kHz RC Oscillator. The RTC can be calibrated by measuring the frequency error of RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed.

### 5.21.4 Flash Memory Characteristics

**Table 5-7. Flash Memory Characteristics**

T<sub>c</sub> = 25°C, V<sub>DD5</sub> = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supported flash erase cycles before failure		100			k Cycles
Flash page or sector erase current	Average delta current		12.6		mA
Flash page or sector erase time <sup>(1)</sup>			8		ms
Flash page or sector size			4		KB
Flash write current	Average delta current, 4 bytes at a time		8.15		mA
Flash write time <sup>(1)</sup>	4 bytes at a time		8		µs

(1) This number is dependent on flash aging and increases over time and erase cycles.


### 5.21.5 Synchronous Serial Interface (SSI) Characteristics

**Table 5-8. Synchronous Serial Interface (SSI) Characteristics**

T<sub>c</sub> = 25°C, V<sub>DD5</sub> = 3.0 V, unless otherwise noted.

PARAMETER NO.	PARAMETER	MIN	TYP	MAX	UNIT
S1	t <sub>clk_per</sub> SSIClk cycle time	12		65024	system clocks
S2 <sup>(1)</sup>	t <sub>clk_high</sub> SSIClk high time		0.5 × t <sub>clk_per</sub>		
S3 <sup>(1)</sup>	t <sub>clk_low</sub> SSIClk low time		0.5 × t <sub>clk_per</sub>		

(1) See the SSI timing diagrams, [Figure 5-1](#), [Figure 5-2](#), and [Figure 5-3](#).



**Figure 5-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement**




Figure 5-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer




Figure 5-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

## 5.22 Typical Characteristics




Figure 5-4. Active Mode (MCU) Current Consumption vs Supply Voltage (VDD5)




Figure 5-5. Standby MCU Current Consumption, 32-kHz Clock, RAM and MCU Retention




Figure 5-6. SoC ADC, Integral Nonlinearity vs Digital Output Code




Figure 5-7. SoC ADC, Differential Nonlinearity vs Digital Output Code




Figure 5-8. SoC ADC Output vs Supply Voltage (Fixed Input, Internal Reference, No Scaling)




Figure 5-9. SoC ADC Output vs Temperature (Fixed Input, Internal Reference, No Scaling)




Figure 5-10. RX, (50-kbps) Packet Error Rate (PER) vs Input RF Level vs Frequency Offset, 868 MHz

### 5.23 Typical Characteristics – Sub-1 GHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-11. RX (50 kbps) Sensitivity vs Frequency 863 MHz to 876 MHz




Figure 5-12. RX (50 kbps) Sensitivity vs Frequency 902 MHz to 928 MHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-13. RX (50 kbps) Sensitivity vs Temperature 868 MHz




Figure 5-14. RX (50 kbps) Sensitivity vs Temperature 915 MHz




Figure 5-15. RX (50 kbps) Sensitivity vs Voltage 868 MHz




Figure 5-16. RX (50 kbps) Sensitivity vs Voltage 915 MHz




Figure 5-17. RX (50 kbps) Current vs Temperature at 868 MHz




Figure 5-18. RX (50 kbps) Current vs Temperature at 915 MHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-19. RX (50 kbps) Current vs Voltage at 868 MHz




Figure 5-20. RX (50 kbps) Current vs Voltage at 915 MHz




Figure 5-21. RX (50 kbps) Selectivity With Wanted Signal at 868 MHz, 3 dB Above Sensitivity Limit




Figure 5-22. RX (50 kbps) Selectivity With Wanted Signal at 915 MHz, 3 dB Above Sensitivity Limit




Figure 5-23. RX (50 kbps) Selectivity With Wanted Signal at 868 MHz, -96 dBm




Figure 5-24. RX (50 kbps) Selectivity With Wanted Signal at 915 MHz, -96 dBm

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-25. TX Maximum Output Power, 863 MHz to 876 MHz




Figure 5-26. TX Maximum Output Power, 902 MHz to 928 MHz




Figure 5-27. TX Maximum Output Power vs Temperature, 868 MHz




Figure 5-28. TX Maximum Output Power vs Temperature, 915 MHz




Figure 5-29. TX Maximum Output Power vs VDD5, 868 MHz




Figure 5-30. TX Maximum Output Power vs VDD5, 915 MHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-31. TX Current With Maximum Output Power, 863 MHz to 876 MHz




Figure 5-32. TX Current With Maximum Output Power, 902 MHz to 928 MHz




Figure 5-33. TX Current With Maximum Output Power vs Temperature, 868 MHz




Figure 5-34. TX Current With Maximum Output Power vs Temperature, 915 MHz




Figure 5-35. TX Current With Maximum Output Power vs Voltage, 868 MHz




Figure 5-36. TX Current With Maximum Output Power vs Voltage, 915 MHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.

### 5.24 Typical Characteristics – 2.4 GHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-37. RX Bluetooth low energy Sensitivity vs Frequency 2402 MHz to 2480 MHz




Figure 5-38. RX Bluetooth low energy Sensitivity vs Temperature 2440 MHz




Figure 5-39. RX Bluetooth low energy Sensitivity vs Voltage, 2440 MHz




Figure 5-40. RX Bluetooth low energy Current vs Temperature at 2440 MHz

Unless otherwise stated, all performance figures represent an average over six typical parts at room temperature and with the internal DC/DC converter enabled.




Figure 5-41. RX Bluetooth low energy Current vs Voltage at 2440 MHz




Figure 5-42. RX Bluetooth low energy Selectivity vs Frequency Offset




Figure 5-43. TX Bluetooth low energy Maximum Output Power, 2402 MHz to 2480 MHz




Figure 5-44. TX Bluetooth low energy Maximum Output Power vs Temperature, 2440 MHz




Figure 5-45. TX Bluetooth low energy Maximum Output Power vs VDD5, 2440 MHz

## 6 Detailed Description

### 6.1 Overview

节 1.4 shows a block diagram of the core modules of the CC13xx product family.

### 6.2 Main CPU

The CC1350 SimpleLink Wireless MCU contains an ARM Cortex-M3 (CM3) 32-bit CPU, which runs the application and the higher layers of the protocol stack.

The CM3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

The CM3 features include the following:

- 32-bit ARM Cortex-M3 architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- ARM Thumb<sup>®</sup>-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications:
  - Single-cycle multiply instruction and hardware divide
  - Atomic bit manipulation (bit-banding), delivering maximum memory use and streamlined peripheral control
  - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system, and memories
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial wire trace reduces the number of pins required for debugging and tracing
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency
- Optimized for single-cycle flash memory use
- Ultra-low power consumption with integrated sleep modes
- 1.25 DMIPS per MHz

### 6.3 RF Core

The RF core is a highly flexible and capable radio system that interfaces the analog RF and baseband circuits, handles data to and from the system side, and assembles the information bits in a given packet structure.

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU and leaving more resources for the user application. The RF core offers a high-level, command-based API to the main CPU.

The RF core supports a wide range of modulation formats, frequency bands, and accelerator features, which include the following:

- Wide range of data rates:
  - From 625 bps (offering long range and high robustness) to as high as 4 Mbps
- Wide range of modulation formats:
  - Multilevel (G) FSK and MSK
  - On-Off Keying (OOK) with optimized shaping to minimize adjacent channel leakage
  - Coding-gain support for long range
- Dedicated packet handling accelerators:
  - Forward error correction
  - Data whitening
  - 802.15.4g mode-switch support
  - Automatic CRC
- Automatic listen-before-talk (LBT) and clear channel assist (CCA)
- Digital RSSI
- Highly configurable channel filtering, supporting channel spacing schemes from 40 kHz to 4 MHz
- High degree of flexibility, offering a future-proof solution

The RF core interfaces a highly flexible radio, with a high-performance synthesizer that can support a wide range of frequency bands.

## 6.4 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in standby mode. The peripherals in this domain may be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the main CM3 CPU.

A PC-based development tool called [Sensor Controller Studio](#) is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Analog sensors using integrated ADC
- Digital sensors using GPIOs with bit-banged I<sup>2</sup>C or SPI
- Capacitive sensing
- Waveform generation
- Pulse counting
- Key scan
- Quadrature decoder for polling rotational sensors

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the device from any state in which the comparator is active. A configurable internal reference can be used with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline tracking, hysteresis, filtering, and other related functions.
- The ADC is a 12-bit, 200-ksamples/s ADC with 8 inputs and a built-in voltage reference. The ADC can be triggered by many different sources, including timers, I/O pins, software, the analog comparator, and the RTC.
- The analog modules can be connected to up to eight different GPIOs (see [Table 6-1](#)).

The peripherals in the Sensor Controller can also be controlled from the main application processor.

**Table 6-1. GPIOs Connected to the Sensor Controller<sup>(1)</sup>**

ANALOG CAPABLE	CC13x0		
	7 × 7 RGZ DIO NUMBER	5 × 5 RHB DIO NUMBER	4 × 4 RSM DIO NUMBER
Y	30	14	
Y	29	13	
Y	28	12	
Y	27	11	9
Y	26	9	8
Y	25	10	7
Y	24	8	6
Y	23	7	5
N	7	4	2
N	6	3	1
N	5	2	0
N	4	1	
N	3	0	
N	2		
N	1		
N	0		

(1) Depending on the package size, up to 15 pins can be connected to the Sensor Controller. Up to eight of these pins can be connected to analog modules.

## 6.5 Memory

The flash memory provides nonvolatile storage for code and data. The flash memory is in-system programmable.

The SRAM (static RAM) is split into two 4-KB blocks and two 6-KB blocks and can be used to store data and execute code. Retention of the RAM contents in standby mode can be enabled or disabled individually for each block to minimize power consumption. In addition, if flash cache is disabled, the 8-KB cache can be used as general-purpose RAM.

The ROM provides preprogrammed, embedded TI-RTOS kernel and Driverlib. The ROM also contains a bootloader that can be used to reprogram the device using SPI or UART.

## 6.6 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface.

## 6.7 Power Management

To minimize power consumption, the CC1350 device supports a number of power modes and power-management features (see [Table 6-2](#)).

**Table 6-2. Power Modes**

MODE	SOFTWARE-CONFIGURABLE POWER MODES				RESET PIN HELD
	ACTIVE	IDLE	STANDBY	SHUTDOWN	
<b>CPU</b>	Active	Off	Off	Off	Off
<b>Flash</b>	On	Available	Off	Off	Off
<b>SRAM</b>	On	On	On	Off	Off
<b>Radio</b>	Available	Available	Off	Off	Off
<b>Supply System</b>	On	On	Duty Cycled	Off	Off
Current	1.2 mA + 25.5 $\mu$ A/MHz	570 $\mu$ A	0.6 $\mu$ A	185 nA	0.1 $\mu$ A
Wake-up Time to CPU Active <sup>(1)</sup>	–	14 $\mu$ s	174 $\mu$ s	1015 $\mu$ s	1015 $\mu$ s
Register Retention	Full	Full	Partial	No	No
SRAM Retention	Full	Full	Full	No	No
High-Speed Clock	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off
Low-Speed Clock	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off
Peripherals	Available	Available	Off	Off	Off
Sensor Controller	Available	Available	Available	Off	Off
Wake-up on RTC	Available	Available	Available	Off	Off
Wake-up on Pin Edge	Available	Available	Available	Available	Off
Wake-up on Reset Pin	Available	Available	Available	Available	Available
Brown Out Detector (BOD)	Active	Active	Duty Cycled	Off	N/A
Power On Reset (POR)	Active	Active	Active	Active	N/A

(1) Not including RTOS overhead.

In active mode, the application CM3 CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see [Table 6-2](#)).

In idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event returns the processor to active mode.

In standby mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to return the device to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In shutdown mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or POR by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independent of the main CPU. This means that the main CPU does not have to wake up, for example to execute an ADC sample or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio lets the user configure the Sensor Controller and choose which peripherals are controlled and which conditions wake up the main CPU.

## 6.8 Clock Systems

The CC1350 device supports two external and two internal clock sources.

A 24-MHz external crystal is required as the frequency reference for the radio. This signal is doubled internally to create a 48-MHz clock.

The 32.768-kHz crystal is optional. The low-speed crystal oscillator is designed for use with a 32.768-kHz watch-type crystal.

The internal high-speed RC oscillator (48-MHz) can be used as a clock source for the CPU subsystem.

The internal low-speed RC oscillator (32-kHz) can be used as a reference if the low-power crystal oscillator is not used.

The 32-kHz clock source can be used as external clocking reference through GPIO.

## 6.9 General Peripherals and Modules

The I/O controller controls the digital I/O pins and contains multiplexer circuitry to assign a set of peripherals to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in [Section 4](#).

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz.

The UART implements a universal asynchronous receiver and transmitter function. The UART supports flexible baud-rate generation up to a maximum of 3 Mbps.

Timer 0 is a general-purpose timer module (GPTM) that provides two 16-bit timers. The GPTM can be configured to operate as a single 32-bit timer, dual 16-bit timers, or as a PWM module.

Timer 1, Timer 2, and Timer 3 are also GPTMs; each timer is functionally equivalent to Timer 0.

In addition to these four timers, a separate timer in the RF core handles timing for RF protocols; the RF timer can be synchronized to the RTC.

The I2S interface is used to handle digital audio (for more information, see the [CC13x0](#), [CC26x0 SimpleLink™ Wireless MCU Technical Reference Manual](#)).

The I<sup>2</sup>C interface is used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100-kHz and 400-kHz operation, and can serve as both I<sup>2</sup>C master and I<sup>2</sup>C slave.

The TRNG module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.

The watchdog timer is used to regain control if the system fails due to a software error after an external device fails to respond as expected. The watchdog timer can generate an interrupt or a reset when a predefined time-out value is reached.

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the CM3 CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the  $\mu$ DMA controller follow (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits

The AON domain contains circuitry that is always enabled, except when in shutdown mode (where the digital supply is off). This circuitry includes the following:

- The RTC can be used to wake the device from any state where it is active. The RTC contains three compare registers and one capture register. With software support, the RTC can be used for clock and calendar operation. The RTC is clocked from the 32-kHz RC oscillator or crystal. The RTC can also be compensated to tick at the correct frequency even when the internal 32-kHz RC oscillator is used instead of a crystal.
- The battery monitor and temperature sensor are accessible by software and provide a battery status indication as well as a coarse temperature measure.

## 6.10 Voltage Supply Domains

The CC1350 device can interface to two or three different voltage domains depending on the package type. On-chip level converters ensure correct operation as long as the signal voltage on each input/output pin is set with respect to the corresponding supply pin (VDDS, VDDS2, or VDDS3). [Table 6-3](#) lists the pin-to-VDDS mapping.

**Table 6-3. Pin Function to VDDS Mapping Table**

	Package		
	VQFN 7 × 7 (RGZ)	VQFN 5 × 5 (RHB)	VQFN 4 × 4 (RSM)
VDDS <sup>(1)</sup>	DIO 23–30 Reset_N	DIO 7–14 Reset_N	DIO 5–9 Reset_N
VDDS2	DIO 1–11	DIO 0–6 JTAG_TCKC JTAG_TMSC	DIO 0–4 JTAG_TCKC JTAG_TMSC
VDDS3	DIO 12–22 JTAG_TCKC JTAG_TMSC	NA	NA

(1) The VDDS\_DCDC pin must always be connected to the same voltage as the VDDS pin.

## 6.11 System Architecture

Depending on the product configuration, the CC1350 device can function as a wireless network processor (WNP – a device running the wireless protocol stack, with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the ARM CM3 core inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

## 7 Application, Implementation, and Layout

### NOTE


Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 7.1 Application Information

Few external components are required for the operation of the CC1350 device. [Figure 7-1](#) shows a typical application circuit.

The board layout greatly influences the RF performance of the CC1350 device.

On the Texas Instruments CC1350\_7XD-Dual Band reference design, the optimal differential impedance seen from the RF pins into the balun and filter and antenna is  $44 + j15$ .



Copyright © 2016, Texas Instruments Incorporated

[Figure 7-1](#) does not show decoupling capacitors for power pins. For a complete reference design, see the product folder on [www.ti.com](http://www.ti.com).

**Figure 7-1. CC1350 Application Circuits**

## 7.2 TI Design or Reference Design

The [TI Designs Reference Design Library](#) is a robust reference design library spanning analog, embedded processor, and connectivity. Created by TI experts to help you jumpstart your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market.

### [Humidity and Temperature Sensor Node for Sub-1 GHz Star Networks Enabling 10+ Year Coin Cell Battery Life](#)

This reference design uses TI's nano-power system timer, boost converter, SimpleLink™ ultra-low-power Sub-1GHz wireless MCU platform, and humidity-sensing technologies to demonstrate an ultra-low-power method to duty-cycle sensor end nodes leading to extremely long battery life. The TI Design includes techniques for system design, detailed test results, and information to get the design operating running quickly.

### [SimpleLink™ Sub-1 GHz Sensor to Cloud Gateway Reference Design for TI-RTOS Systems](#)

This reference design demonstrates how to connect sensors to the cloud over a long-range Sub-1 GHz wireless network, suitable for industrial settings such as building control and asset tracking. The solution is based on a TI-RTOS gateway. This design provides a complete end-to-end solution for creating a Sub-1 GHz sensor network with an Internet of Things (IoT) gateway solution and cloud connectivity. The gateway solution is based on the low-power, SimpleLink™ Wi-Fi® CC3220 wireless microcontroller (MCU), which hosts the gateway application and the SimpleLink Sub-1 GHz CC1310/CC1312R or the multi-band CC1350/ CC1352R wireless MCU as the MAC Co-Processor. The reference design also includes sensor node example applications running on the SimpleLink Sub-1 GHz CC1312R/CC1310 and multi-band CC1352R/CC1350 wireless MCUs.

### [Low-Power Wireless M-Bus Communications Module Reference Design](#)

This reference design explains how to use the TI wireless M-Bus stack for CC1310 and CC1350 wireless MCUs and integrate it into a smart meter or data-collector product. This software stack is compatible with the Open Metering System (OMS) v3.0.1 specification. This design offers ready-to-use binary images for any of the wireless M-Bus S-, T-, or C-modes at 868 MHz with unidirectional (meter) or bidirectional configurations (both meter and data collector).

### [Low-Power Water Flow Measurement With Inductive Sensing Reference Design](#)

This reference design demonstrates a highly-integrated solution for this application using an inductive sensing technique enabled by the CC1310/CC1350 SimpleLink™ Wireless MCU and FemtoFET™ MOSFET. This reference design also provides the platform for integration of wireless communications such as wireless M-Bus, Sigfox™, or a proprietary protocol.

### [Heat Cost Allocator with wM-Bus at 868 MHz Reference Design](#)

This reference design implements a heat cost allocator system following the EN834 standard with the 'two-sensor measurement method'. The solution achieves better than 0.5 degrees Celsius accuracy across a range of +20 to +85°C. Two analog temperature sensors are available as matched pairs to eliminate the need for calibration during manufacturing and lowering OEM system cost. The CC1310 wireless MCU provides a single-chip solution for heat measurement (control of the two temperature sensors) and RF communications (example code using 868 MHz wM-Bus S, T and C-modes "Meter" device).

### [Sub-1 GHz Sensor to Cloud Industrial IoT Gateway Reference Design for Linux Systems](#)

This reference design demonstrates how to connect sensors to the cloud over a long-range Sub-1 GHz wireless network, suitable for industrial settings such as building control and asset tracking. This design provides a complete end-to-end solution for creating a Sub-1 GHz sensor network with an Internet of Things (IoT) gateway solution and cloud connectivity. The gateway solution is based on the low-power, SimpleLink™ Wi-Fi® CC3220 wireless microcontroller (MCU), which hosts the gateway application and the SimpleLink Sub-1 GHz CC1312R/CC1310 or the multi-band CC1352R/CC1350 wireless MCU as the MAC Co-Processor.

## Commissioning Sensors in a Sub-1 GHz Network Over Bluetooth® low energy Reference Design

This TI Design reference design demonstrates how to easily commission a Sub-1 GHz sensor node over Bluetooth® low energy, which enables quick connectivity with a smartphone or tablet device. The design is powered by the SimpleLink™ dual-band CC1350 wireless microcontroller (MCU), which is the sensor node being commissioned. There is an added option to emulate a sensor network concentrator using a SimpleLink dual-band CC1350 or Sub-1 GHz CC1310 devices for a complete user experience.

## 8 器件和文档支持

TI 提供大量的开发工具。下面介绍用于评估器件性能、生成代码以及开发解决方案的工具和软件。

### 8.1 器件命名规则

为了标明产品开发周期的各个产品阶段，TI 为所有部件号和/或日期代码添加了前缀。每个器件都具有以下三个前缀/标识中的一个：X、P 或无（无前缀）（例如 CC1350 正在批量生产，因此未分配前缀/标识）。

器件开发进化流程：

**X** 试验器件不一定代表最终器件的电气规范标准并且不可使用生产组装流程。

**P** 原型器件不一定是最终芯片模型并且不一定符合最终电气标准规范。

无 完全合格的芯片模型的生产版本。

生产器件已进行完全特性化，并且器件的质量和可靠性已经完全论证。TI 的标准保修证书适用。

预测显示原型器件（X 或者 P）的故障率大于标准生产器件。由于它们的预计的最终使用故障率仍未定义，德州仪器 (TI) 建议不要将这些器件用于任何生产系统。只有合格的产品器件将被使用。

TI 器件的命名规则还包括一个带有器件系列名称的后缀。这个后缀表示封装类型（例如 RGZ）。

要获得 CC1350 器件（采用 RSM (4mm × 4mm)、RHB (5mm × 5mm) 或 RGZ (7mm × 7mm) 封装类型）的订购部件号，请参见本文档的封装选项附录（TI 网站 [www.ti.com](http://www.ti.com)），或者联系您的 TI 销售代表。




图 8-1. 器件命名规则

## 8.2 工具和软件

开发套件:

### SimpleLink™ 双频带 CC1350 无线 MCU LaunchPad™ 开发套件

CC1350 LaunchPad™ 开发套件将蓝牙智能无线电模块与低于 1GHz 无线电模块相结合, 实现轻松手机集成与远距离连接的终极组合, 在单个芯片上整合了 32 位 Arm Cortex-M3 处理器。CC1350 器件是一款面向低功耗远距离无线应用的无线 MCU。

CC1350 器件包含一个以 48MHz 频率运行的 32 位 Arm Cortex-M3 处理器作为主处理器, 并具有丰富的外设功能集, 其中包括一个独特的超低功耗传感器控制器。该传感器控制器非常适合连接外部传感器, 还适合用于在系统其余部分处于睡眠模式的情况下自主收集模拟和数字数据。

软件:

### SimpleLink™ CC13x0 SDK

SimpleLink™ 低于 1GHz CC13x0 软件开发套件 (SDK) 为低于 1GHz CC1310 和双频带 CC1350 无线 MCU 提供全面的低于 1GHz 软件包, 并且包括以下内容:

- TI 15.4-Stack - 面向低于 1GHz ISM 频带 (433MHz、868MHz 和 915MHz) 的基于 IEEE 802.15.4e/g 的星形拓扑网络解决方案。
- 支持专有解决方案 - 基于射频驱动器和 EasyLink 抽象层的低于 1GHz 的专有射频示例。
- 低功耗蓝牙 - 支持所有蓝牙核心规范 4.2 特性的堆栈以及为使用双频带 CC1350 无线 MCU 的客户提供支持 BLE 微堆栈。

SimpleLink CC13x0 SDK 是 TI 的 SimpleLink MCU 平台的一部分, 可提供统一的开发环境, 为客户开发有线和无线应用提供灵活的硬件、软件和工具选项。有关 SimpleLink MCU 平台的更多信息, 请访问 [www.ti.com.cn/simplelink](http://www.ti.com.cn/simplelink)。

软件工具:

### SmartRF™ Studio 7

SmartRF™ Studio 是一款 PC 应用程序, 可帮助无线电系统的设计人员在设计过程的早期阶段轻松评估 RF-IC。

- 测试无线数据包收发功能, 连续波收发功能
- 将相关数据写入支持的评估板或调试器, 评估定制板上的 RF 性能
- 可以不搭配任何硬件使用, 但此时只能生成、编辑并导出无线配置设置
- 可与德州仪器 (TI) CC1350 系列 RF-IC 的多款开发套件搭配使用

### Sensor Controller Studio

Sensor Controller Studio 为 CC1350 传感器控制器提供开发环境。此传感器控制器是 CC1350 中的一款专用功率优化型 CPU, 可独立于系统 CPU 状态自主执行简单的后台任务。

- 允许使用 C 语言这类编程语言实现传感器控制器任务算法
- 输出传感器控制器接口驱动程序, 其中整合了生成的传感器控制器机械代码和相关定义
- 通过使用集成传感器控制器任务测试和调试功能实现快速开发这有助于实现有效的传感器数据和算法验证可视化。

**IDE 和编译器:**
**Code Composer Studio™ IDE**

- 带有项目管理工具和编辑器的集成开发环境 (IDE)
- Code Composer Studio (CCS) 6.1 及更高版本内置支持 CC1350 系列器件的功能。
- 优先支持的 XDS 调试器: XDS100v3、XDS110 和 XDS200
- 与 TI-RTOS 高度集成, 支持 TI-RTOS 对象视图

**Code Composer Studio™ Cloud IDE**

Code Composer Studio™ (CCS) Cloud 是基于 Web 的 IDE, 可用于创建、编辑和构建 CCS 及 Energia 项目。成功构建项目后, 您可以在互联 LaunchPad™ 开发套件上下载并运行该项目。CCS Cloud 现在支持 基本调试, 包括设置断点和查看变量值等功能。

**CCS UniFlash**

CCS UniFlash 是一个独立的工具, 可用于在 TI MCU 上对片上闪存进行编程。UniFlash 具有 GUI、命令行和脚本接口。CCS UniFlash 免费提供。

**用于 Arm® 的 IAR Embedded Workbench**

- 带有项目管理工具和编辑器的集成开发环境
- IAR EWARM 7.30.3 及更高版本内置支持 CC1350 系列器件的功能。
- 支持大量调试器, 包括支持 XDS100v3、XDS200、IAR I-jet®和 SEGGER J-Link™
- 带有项目管理工具和编辑器的集成开发环境
- 适用于 TI-RTOS 的 RTOS 插件

有关 CC1350 平台开发支持工具的完整列表, 请访问德州仪器 (TI) 网站 [www.ti.com.cn](http://www.ti.com.cn)。有关定价和购买信息, 请联系最近的 TI 销售办事处或授权分销商。

### 8.3 文档支持

如需接收文档更新通知，请访问 [ti.com](http://ti.com) 上的器件产品文件夹 ([CC1350](#))。单击右上角的“通知我”进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

下面列出了介绍 [CC2650CC2620CC1350](#) 器件、相关外设和其他技术材料的最新文档。

勘误表

[《CC1350 SimpleLink™ 无线 MCU 器件勘误表》](#)

技术参考手册

[《CC13xx、CC26xx SimpleLink™ 无线 MCU 技术参考手册》](#)

参考指南

[《CC26xx/CC13xx 电源管理软件开发参考指南》](#)

### 8.4 德州仪器 (TI) 低功耗射频网站

TI 的低功耗射频网站提供所有最新产品、应用和设计笔记、FAQ 部分、新闻资讯以及活动更新。请访问 [www.ti.com/longrange](http://www.ti.com/longrange)。

### 8.5 其他信息

德州仪器 (TI) 为汽车、工业和消费类应用中所使用的专有应用和标准无线应用 提供各种经济实用的低功耗射频 解决方案。其中包括适用于 1GHz 以下频段和 2.4GHz 频段的射频收发器、射频发送器、射频前端和片上系统以及各种软件解决方案。

此外，德州仪器 (TI) 还提供广泛的相关支持，例如开发工具、技术文档、参考设计、应用专业技术、客户支持、第三方服务以及大学计划。

低功耗射频 E2E 在线社区设有技术支持论坛并提供视频和博客，您有机会在此与全球同领域工程师交流互动。

凭借丰富的供选产品解决方案、可实现的最终应用以及广泛的技术支持，德州仪器 (TI) 能够为您提供最全面的低功耗射频产品组合。

### 8.6 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

[TI E2E™ 在线社区](#) 为了促进工程师之间的合作，我们创建了 TI 工程师对工程师 (E2E) 社区。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以提问、分享知识、拓展思路并与同行工程师一道帮助解决问题。

[TI 嵌入式处理器维基网页](#) 德州仪器 (TI) 嵌入式处理器维基网站。此网站的建立是为了帮助开发人员从德州仪器 (TI) 的嵌入式处理器入门并且也为了促进与这些器件相关的硬件和软件的总体知识的创新和增长。

## 8.7 商标

SimpleLink, SmartRF, Code Composer Studio, 德州仪器 (TI), FemtoFET, LaunchPad, E2E are trademarks of Texas Instruments.

ARM7 is a trademark of ARM Limited (or its subsidiaries).

Arm, Cortex, Thumb are registered trademarks of Arm Limited (or its subsidiaries).

*Bluetooth*, Bluetooth are registered trademarks of Bluetooth SIG, Inc.

ULPBench is a trademark of Embedded Microprocessor Benchmark Consortium.

CoreMark is a registered trademark of Embedded Microprocessor Benchmark Consortium.

IAR Embedded Workbench, I-jet are registered trademarks of IAR Systems AB.

IEEE Std 1241 is a trademark of Institute of Electrical and Electronics Engineers, Incorporated.

IEEE is a registered trademark of Institute of Electrical and Electronics Engineers, Incorporated.

J-Link is a trademark of SEGGER Microcontroller GmbH.

Wi-Fi is a registered trademark of Wi-Fi Alliance.

Wi-SUN is a trademark of Wi-SUN Alliance, Inc.

Zigbee is a registered trademark of Zigbee Alliance.

All other trademarks are the property of their respective owners.

## 8.8 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 8.9 出口管制提示

接收方同意：如果美国或其他适用法律限制或禁止将通过非披露义务的披露方获得的任何产品或技术数据（其中包括软件）（见美国、欧盟和其他出口管理条例之定义）、或者其他适用国家条例限制的任何受管制产品或此项技术的任何直接产品出口或再出口至任何目的地，那么在没有事先获得美国商务部和其他相关政府机构授权的情况下，接收方不得在知情的情况下，以直接或间接的方式将其出口。

## 8.10 术语表

**TI 术语表** 这份术语表列出并解释术语、缩写和定义。

# 9 机械、封装和可订购信息

## 9.1 封装信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CC1350F128RGZR</a>	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RGZR.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
<a href="#">CC1350F128RGZT</a>	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RGZT.B	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
<a href="#">CC1350F128RHBR</a>	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RHBR.B	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
<a href="#">CC1350F128RHBT</a>	Active	Production	VQFN (RHB)   32	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RHBT.B	Active	Production	VQFN (RHB)   32	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
<a href="#">CC1350F128RSMR</a>	Active	Production	VQFN (RSM)   32	3000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RSMR.B	Active	Production	VQFN (RSM)   32	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
<a href="#">CC1350F128RSMT</a>	Active	Production	VQFN (RSM)   32	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RSMT.B	Active	Production	VQFN (RSM)   32	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RSMTG4	Active	Production	VQFN (RSM)   32	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128
CC1350F128RSMTG4.B	Active	Production	VQFN (RSM)   32	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1350 F128

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC1350F128RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC1350F128RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC1350F128RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
CC1350F128RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
CC1350F128RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CC1350F128RSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CC1350F128RSMTG4	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC1350F128RGZR	VQFN	RGZ	48	2500	367.0	367.0	35.0
CC1350F128RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
CC1350F128RHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
CC1350F128RHBT	VQFN	RHB	32	250	210.0	185.0	35.0
CC1350F128RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
CC1350F128RSMT	VQFN	RSM	32	250	210.0	185.0	35.0
CC1350F128RSMTG4	VQFN	RSM	32	250	210.0	185.0	35.0

**TRAY**


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
CC1350F128RGZR	RGZ	VQFN	48	2500	26 x 10	150	315	135.9	7620	11.8	10	10.35
CC1350F128RGZR	RGZ	VQFN	48	2500	26 x 10	150	315	135.9	7620	11.8	10	10.35
CC1350F128RGZR.B	RGZ	VQFN	48	2500	26 x 10	150	315	135.9	7620	11.8	10	10.35
CC1350F128RGZR.B	RGZ	VQFN	48	2500	26 x 10	150	315	135.9	7620	11.8	10	10.35
CC1350F128RGZT	RGZ	VQFN	48	250	26 x 10	150	315	135.9	7620	11.8	10	10.35
CC1350F128RGZT.B	RGZ	VQFN	48	250	26 x 10	150	315	135.9	7620	11.8	10	10.35
CC1350F128RHBR	RHB	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RHBR.B	RHB	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RHBT	RHB	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RHBT.B	RHB	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMR	RSM	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMR	RSM	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMR.B	RSM	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMR.B	RSM	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMT	RSM	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMT	RSM	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1350F128RSMT.B	RSM	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
CC1350F128RSMT.B	RSM	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15

## GENERIC PACKAGE VIEW


**RSM 32**

**VQFN - 1 mm max height**

4 x 4, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224982/A


# RSM0032B



# PACKAGE OUTLINE

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4219108/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 33:  
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4219108/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


## GENERIC PACKAGE VIEW

**RHB 32**

**VQFN - 1 mm max height**



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224745/A



4223442/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:18X



SOLDER MASK DETAILS

4223442/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:  
 75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


## GENERIC PACKAGE VIEW

**RGZ 48**

**VQFN - 1 mm max height**


7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224671/A



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RGZ0048A

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGZ0048A

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月