









CD54HCT125, CD74HCT125 - JUNE 2020 - REVISED AUGUST 2024

# 具有三态输出的 CDx4HCT125 四路缓冲器

## 1 特性

- · 兼容 LSTTL 输入逻辑
  - $V_{IL(max)} = 0.8V , V_{IH(min)} = 2V$
- 兼容 CMOS 输入逻辑
  - 在电压为 V<sub>OL</sub>、V<sub>OH</sub> 时,I<sub>I</sub> ≤ 1µA
- 缓冲输入
- 工作电压为 4.5V 至 5.5V
- 宽工作温度范围: -55°C 至 +125°C
- 支持多达 10 个 LSTTL 负载的扇出
- 与 LSTTL 逻辑 IC 相比,可显著降低功耗

## 2 应用

• 启用数字信号


## 3 说明

此器件包含四个具有三态输出的独立缓冲器。每个逻辑 门以正逻辑执行布尔函数 Y = A。

### 器件信息

器件型号	封装(1)	封装尺寸 <sup>(2)</sup>	本体尺寸 <sup>(3)</sup>
	D ( SOIC , 14 )	8.65mm × 6mm	8.65mm × 3.9mm
CDx4HCT125	N ( PDIP , 14 )	19.30mm × 9.4mm	19.30mm × 6.35mm
	J ( CDIP , 14 )	19.56mm x 6.7mm	19.56mm × 4.57mm

- 如需了解更多信息,请参阅机械、封装和可订购信息。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)
- 本体尺寸(长×宽)为标称值,不包括引脚。





## **Table of Contents**

7.3 Feature Description	8
7.4 Device Functional Modes	9
8 Application and Implementation	10
8.1 Application Information	10
	10
8.3 Power Supply Recommendations	11
8.4 Layout	11
9 Device and Documentation Support	13
9.1 Documentation Support	13
5 9.2 接收文档更新通知	13
5 9.3 支持资源	13
9.4 Trademarks	13
6 9.5 静电放电警告	13
7 9.6 术语表	13
Information	13
	7.4 Device Functional Modes



# **4 Pin Configuration and Functions**




图 4-1. D, N, or J Package 14-Pin SOIC, PDIP, or CDIP Top View

P	IN	- TYPE <sup>(1)</sup>	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
1 OE	1	Input	Channel 1, Output Enable, Active Low				
1A	2	Input	Channel 1, Input A				
1Y	3	Output	Channel 1, Output Y				
2 OE	4	Input	Channel 2, Output Enable, Active Low				
2A	5	Input	Channel 2, Input A				
2Y	6	Output	nel 2, Output Y				
GND	7	_	Ground				
3Y	8	Output	Channel 3, Output Y				
ЗА	9	Input	Channel 3, Input A				
3 OE	10	Input	Channel 3, Output Enable, Active Low				
4Y	11	Output	Channel 4, Output Y				
4A	12	Input	Channel 4, Input A				
4 OE	13	Input	Channel 4, Output Enable, Active Low				
V <sub>CC</sub>	14	_	Positive Supply				

<sup>(1)</sup> Signal Types: I = Input, O = Output, I/O = Input or Output

3

English Data Sheet: SCHS415



## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	V <sub>O</sub> < - 0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V		±20	mA
Io	Continuous output current	$V_{O} > -0.5 \text{ V or } V_{O} < V_{CC} + 0.5 \text{ V}$		±35	mA
	Continuous current through V <sub>CC</sub> or GND	·		±70	mA
TJ	Junction temperature <sup>(3)</sup>			150	°C
	Lead temperature (soldering 10s)	SOIC - lead tips only		300	°C
T <sub>stg</sub>	Storage temperature		- 65	150	°C

Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Floetrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5		5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			8.0	V
VI	Input voltage	0		V <sub>CC</sub>	V	
Vo	Output voltage		0		$V_{CC}$	V
+	Input transition time	V <sub>CC</sub> = 4.5 V			500	ns
Lt	input transition time	V <sub>CC</sub> = 5.5 V			400	115
T <sub>A</sub>	Operating free-air temperature				125	°C

## 5.4 Thermal Information

		CD74F	CD74HCT125					
THERMAL METRIC <sup>(1)</sup>		N (PDIP)	D (SOIC)	UNIT				
		14 PINS	14 PINS					
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	103.8	138.7	°C/W				
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	91.6	93.8	°C/W				

Product Folder Links: CD54HCT125 CD74HCT125

Copyright © 2024 Texas Instruments Incorporated

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Guaranteed by design.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

		CD74I		
	THERMAL METRIC <sup>(1)</sup>	N (PDIP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
R <sub>0 JB</sub> Junction-to-board thermal resistance		83.5	94.7	°C/W
$\Psi_{ m JT}$ Junction-to-top characterization parameter		71.1	49.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	83.4	94.3	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **5.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

					Operating free-air temperature (T <sub>A</sub> )									
	PARAMETER	TES'		V <sub>CC</sub>		25°C		- 40	°C to 8	5°C	- 55°	C to 12	5°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or	I <sub>OH</sub> = - 20 μΑ	4.5 V	4.4			4.4			4.4			V
VOH nigit-level output voltage	$V_{IL}$	I <sub>OH</sub> = - 4 mA	4.5 V	3.98			3.84			3.7			v	
V		V <sub>I</sub> = V <sub>IH</sub> or	I <sub>OL</sub> = 20 μA	4.5 V			0.1			0.1			0.1	V
VOL		V <sub>IL</sub>	I <sub>OL</sub> = 4 mA	4.5 V			0.26			0.33			0.4	v
II	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> and GND	I <sub>O</sub> = 0	5.5 V			±0.1			±1			±1	μA
I <sub>OZ</sub>	Three-state leakage current	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		5.5 V			±0.5			±5			±10	μΑ
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0	5.5 V			8			80			160	μA
Δ I <sub>CC</sub>	Additional Quiescent Device Current Per Input Pin.	V <sub>I</sub> = V <sub>CC</sub> - 2.1		4.5 V to 5.5 V		100	360			450			490	μA
Ci	Input capacitance			•			10			10			10	pF
Co	Three-state output capacitance						20			20			20	pF

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4 \text{ V}$ ,  $V_{CC} = 5.5 \text{ V}$ ) specification is 1.8 mA.

## **5.6 Switching Characteristics**

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

				TEST			Ol	peratin	g free	air te	mperat	ure (T	7)										
	PARAMETER	FROM	FROM	FROM	FROM	FROM	FROM	FROM	TO CONDITIO				V <sub>CC</sub>		25°C		- 40	°C to	35°C	- 55°	C to 1	25°C	UNIT
				NS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX									
t .	Propagation delay A	_	~	C <sub>L</sub> = 50 pF	4.5 V			25			31			38	ns								
t <sub>pd</sub>			1	C <sub>L</sub> = 15 pF	5 V		10								113								
	Facility delete	ŌĒ	Υ	C <sub>L</sub> = 50 pF	4.5 V			25			31			38									
t <sub>en</sub>	Enable delay			C <sub>L</sub> = 15 pF	5 V		10								ns								
	Disable delay	ŌĒ	Y	C <sub>L</sub> = 50 pF	4.5 V			28			35			42	no								
t <sub>dis</sub>		OL		C <sub>L</sub> = 15 pF	5 V		11								ns								

提交文档反馈

5



over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

				TEST		Operating free-air temperature (T <sub>A</sub> )									
	PARAMETER	FROM TO		CONDITIO	V <sub>cc</sub>	25°C		- 40°C to 85°C		35°C	- 55°C to 125°C		UNIT		
				NS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>t</sub>	Transition-time		Υ	C <sub>L</sub> = 50 pF	4.5 V			12			15			18	ns


## **5.7 Operating Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP M	AX UNI	Г
C <sub>pd</sub> Power dissipation capacitance per gate	No load	5 V		34	pF	

## **5.8 Typical Characteristics**

 $T_A = 25^{\circ}C$ 



 $(V_{OH})$ 





图 5-2. Typical output voltage in the low state (V<sub>OL</sub>)


### **6 Parameter Measurement Information**

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.
- The outputs are measured one at a time, with one input transition per measurement.




A.  $C_L$ = 50 pF and includes probe and jig capacitance.

图 6-1. Load Circuit



A. t<sub>t</sub> is the greater of t<sub>r</sub> and t<sub>f</sub>.

## 图 6-2. Voltage Waveforms Transition Times



A. The maximum between  $t_{PLH}$  and  $t_{PHL}$  is used for  $t_{pd}$ .


图 6-3. Voltage Waveforms Propagation Delays

## 7 Detailed Description

#### 7.1 Overview

This device contains four independent buffers with 3-state outputs. Each gate performs the Boolean function Y = A in positive logic.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

## 7.3.1 Balanced CMOS 3-State Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the #5.1 must be followed at all times.

The CD74HCT125 can drive a load with a total capacitance less than or equal to the maximum load listed in the # 5.6 connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the # 5.1.

3-State outputs can be placed into a high-impedance state. In this state, the output will neither source nor sink current, and leakage current is defined by the  $I_{OZ}$  specification in the # 5.5. A pull-up or pull-down resistor can be used to ensure that the output remains HIGH or LOW, respectively, during the high-impedance state.

#### 7.3.2 TTL-Compatible CMOS Inputs

TTL-Compatible CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the # 5.5. The worst case resistance is calculated with the maximum input voltage, given in the # 5.1, and the maximum input leakage current, given in the # 5.5, using ohm's law (R = V ÷ I).

Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in the #5.3 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the TTL-compatible CMOS input.

TTL-Compatible CMOS inputs have a lower threshold voltage than standard CMOS inputs to allow for compatibility with older bipolar logic devices. See the # 5.3 for the valid input voltages for the CD74HCT125.

### 7.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in 图 7-1.

### 小心

Voltages beyond the values specified in the † 5.1 table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

### 7.4 Device Functional Modes

表 7-1. Function Table

INPU	OUTPUT <sup>(2)</sup>	
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	X	Z

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

## 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 8.1 Application Information

In this application, a 3-state buffer is used to enable or disable a data connection as shown in 8.4. It is common to see all four channels of a device used together for controlling a 4-bit data bus, however each channel of the device can be used independently. Unused channels should have the inputs terminated at ground or  $V_{CC}$  and the output left unconnected.

When the output of the device is active, the data signal will be replicated at the output. When the output of the device is disabled, the output will be in a high-impedance state, and the output voltage will be determined by the circuit connected to the output pin. This circuit is most commonly used when a bus must be completely disabled. One example of this situation is when the circuitry connected to the output is to be powered off for an extended period of time to save system power, and the inputs to that circuitry cannot have a voltage present due to protective clamp diodes.

### 8.2 Typical Application




图 8-1. Typical application schematic

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the # 5.3. The supply voltage sets the device's electrical characteristics as described in the # 5.5.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HCT125 plus the maximum supply current,  $I_{CC}$ , listed in the # 5.5. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or  $V_{CC}$  listed in the # 5.1.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{pd}$  Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

小心

The maximum junction temperature,  $T_J(max)$  listed in the # 5.1, is an additional limitation to prevent damage to the device. Do not violate any values listed in the # 5.1. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Unused inputs must be terminated to either V<sub>CC</sub> or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HCT125, as specified in the # 5.5, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

Refer to the #7.3 for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V<sub>OH</sub> specification in the #5.5. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the # 5.5.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to #7.3 for additional information regarding the outputs for this device.

### 8.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in the # 8.4.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the CD74HCT125 to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(max))$   $\Omega$ . This will ensure that the maximum output current from the #5.1 is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

#### 8.2.3 Application Curves




图 8-2. Typical application timing diagram

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the # 5.3. Each  $V_{CC}$  terminal should have a bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in \( \mathbb{Z} 8-3. \)

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined

Product Folder Links: CD54HCT125 CD74HCT125

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

11



voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

### 8.4.2 Layout Example




图 8-3. Example layout for the CD74HCT125



## 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- Designing with Logic

### 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 9.3 支持资源

TI E2E<sup>™</sup> 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

### 10 Revision History

## 

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

13

www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(0)
CD54HCT125F3A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT125F3A
CD54HCT125F3A.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT125F3A
CD74HCT125E	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT125E
CD74HCT125E.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT125E
CD74HCT125M	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-55 to 125	HCT125M
CD74HCT125M96	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125M96.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125M96E4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125M96E4.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125MT	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-55 to 125	HCT125M

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HCT125, CD74HCT125:

Catalog : CD74HCT125

• Military : CD54HCT125

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT125M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT125M96E4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT125M96	SOIC	D	14	2500	353.0	353.0	32.0
CD74HCT125M96E4	SOIC	D	14	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HCT125E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT125E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT125E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT125E.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月